


# ESSDERC Presentation



## Effect of Ions Presence in the SiOCH Inter Metal Dielectric Structure

REBUFFAT Benjamin<sup>1,2,3</sup>, DELLA MARCA Vincenzo<sup>2</sup>, OGIER Jean-Luc<sup>1</sup>, PAULET Olivier<sup>1</sup>, LOPEZ Laurent<sup>1</sup>, MANTELLI Marc<sup>1</sup>, MASSON Pascal<sup>3</sup>, LAFFONT Romain<sup>2</sup>

<sup>1</sup>: STMicroelectronics, Rousset

<sup>2</sup>: IM2NP, Marseille

<sup>3</sup>: UNS-EPIB, Sophia-Antipolis



# Summary

## ➤ Introduction

- Context

- Technical details

## ➤ Electrical characterization

- Leakage annealing at high temperature

- Leakage kinetic at room temperature

## ➤ Modelling

- Leakage current simulation

- Time to breakdown modelling

## ➤ Conclusion

# Context

3 / 18

## ➤ Low-k dielectrics are used:

- To reach the resistance capacitance (RC) reduction requirement for scaled down microelectronics devices


## ➤ Low-k dielectrics : reliability issue [1]-[4]

- Lower dielectric strength
- High leakage current
- Premature breakdown

## ➤ Purpose :


- Understand the conduction mechanisms into Inter Metal Dielectric (IMD) structure
- Explain physically the high leakage current
- Investigate time to breakdown issue

## Technical details



Pad 1: Comb line

Pad 2&3 : Serpentine line



TEM cross section

IMD structure stack

## ➤ Experimental measurement


- Linear Ramp Voltage Stress (LRVS)
- Leakage current versus voltage applied (I-V)
- Time Dependent Dielectric Breakdown (TDDB)

# Summary

5 / 18

- Introduction
  - Context
  - Technical details
- **Electrical characterization**
  - Leakage annealing at high temperature
  - Leakage kinetic at room temperature
- Modelling
  - Leakage current simulation
  - Time to breakdown modelling
- Conclusion


## Bake impact



➤ Bake impact →  $I_{leak}$  decreases and  $V_{BD}$  increases



# Temperature effect on I-V characteristics

7 / 18




- Temperature increasing → Leakage current increasing
- $E_a = 0.45 \text{ eV}$  significant of a physical phenomenon
- High temperature ( $T > 75^\circ\text{C}$ ) → Saturation phenomenon

# Leakage annealing at high temperature



- Bake temperature increasing → Time to reach  $2 \text{ pA}$  decreases
- Activation energy of leakage annealing =  $0.75 \text{ eV}$

# Leakage kinetic at room temperature



$$I_{leak} = I_{leak\_max} \times \left(1 - e^{-\left(\frac{t-t_0}{k}\right)}\right)$$

➤ Room temperature (25°C) → leakage current increasing

# Summary

10 / 18

## ➤ Introduction

- Context
- Technical details

## ➤ Electrical characterization


- Leakage annealing at high temperature
- Leakage kinetic at room temperature

## ➤ Modelling

- **Leakage current simulation**
- **Time to breakdown modelling**

## ➤ Conclusion

# High field simulation




$$J_{PF} = A_{PF} \times \frac{V}{t_{ox}} \times e^{-\left(\frac{q \times \Phi t}{k \times T}\right)} \times e^{\left(\beta_{PF} \times \sqrt{\frac{V}{t_{ox}}}\right)}$$

$$\beta_{PF} = \sqrt{\frac{q^3}{\pi \times \epsilon_0 \times K_{tox}}} \times \frac{1}{r_{SiOC} \times k \times T}$$

- $A_{PF}$ : material conductivity : trap density and temperature dependent
- $\Phi_t$ : trap potential barrier height
- $K_{tox}$ : relative dielectric constant

$A_{PF}$ before bake	$1.6 \times 10^{-14} \text{ S/m}$
$A_{PF}$ after bake	$1.6 \times 10^{-18} \text{ S/m}$




[5] M. Lin, EDL, 2003

## Low field simulation

$$J_{ION} = \frac{A_{ION} \times V}{T \times t_{SiOC}} \times e^{-\frac{E_a}{k \times T}}$$

- $A_{ION}$ : fitting parameter
- $E_a$ : Ions activation energy extrapolated to **1.1eV** : alkaline ion ( $\text{Na}^+$ ,  $\text{K}^+$ ,  $\text{H}^+$  etc...)





- Fitting at **high field** but not at **low field**

$$\mathbf{J}_{\text{Tot}} = \mathbf{J}_{\text{Ionic}} + \mathbf{J}_{\text{Poole-Frenkel}}$$

# Ions movement

13 / 18





Parameters	Initial	After stress	Readout
$A_{\text{ION}}$ (K·S/m)	$4.8 \times 10^3$	$8.02 \times 10^4$	$1.87 \times 10^4$
$A_{\text{PF}}$ (S/m)	$6.42 \times 10^{-15}$	$2.67 \times 10^{-14}$	$2.67 \times 10^{-14}$

- ③ Nonmovement contribution of ions
- ④ Trap density increase due to stress applied electrical stress

# Time to breakdown : voltage acceleration


14 / 18



- TDDB experimental values follows a power law :  $TDDB \sim V^{-n}$

# Time to breakdown modelling 1/2


15 / 18



- For same stress condition, TDDB may be **wafer dependent**
- Dependence on different initial leakage level

## Time to breakdown modelling 2/2

16 / 18



$$\text{TDDB} = A \times (I_{\text{leak}} \text{ at } 15V)^{-p}$$

with  $A = \alpha \times V_{\text{stress}}^{-n}$

- A: voltage acceleration factor
- $I_{\text{leak}} \approx I_{\text{PF}}$  which depends on  $T^\circ, V_{\text{stress}}$

- TDDB depends on initial leakage current

# Conclusion

- Electrical characterization
  - Bake impact
  - Leakage current annealing at high temperature
  - Leakage current kinetic at room temperature
- Modelling
  - Leakage current simulation
  - Time to breakdown modelling
- Forecast
  - TDDB modelling taking into account the annealing phenomenon
  - Ions movement at high temperature and room temperature
  - Ions species



Thank you for your attention.

Some questions ?