


ESSDERC 2013



Electron delay analysis and image charge effect in AlGaN/GaN HEMTs on HR-Si(111)

A. Agboton¹, N. Defrance¹, S. Bouzid^{1,2}, P. Altuntas¹, V. Avramovic¹,

A. Cutivet¹, R. Ouhachi¹, J.C. De Jaeger¹, H. Maher², M. Renvoise², P. Frijlink²

¹IEMN, UMR CNRS 8520, Villeneuve d'Ascq , France

²OMMIC Limeil-Brévannes, France

ale.agboton@ed.univ-lille1.fr


17/09/2013

Introduction

This study regards the physical analysis of AlGaN/GaN HEMTs

Why AlGaN/GaN HEMTs ?

- High power at high frequency
- High Breakdown Voltage (BV)
- 2DEG with good electrical properties



How to determine the key factors in order to improve the frequency performance of AlGaN/GaN HEMTs ?

Transit time & small signal analysis !



Mirroring coefficient (α) extraction

Outline

1) Device structure and fabrication

- Material
- Process

2) Device characterization


- DC & RF characteristics
- Transit time analysis

3) Image charges extraction

Conclusion & Perspective

Material

Epitaxy was grown by MOCVD




van der Pauw Measurement

- High sheet carrier density ($n_s = 1.17 \cdot 10^{13} \text{ cm}^{-2}$)
- High carrier mobility ($\mu = 2000 \text{ cm}^2 \cdot \text{V}^{-1} \cdot \text{s}^{-1}$)
- Low sheet resistance ($R_{\square} = 314 \Omega$)

GOOD AGREEMENT

Band diagram



Process

❖ Ohmic contacts

- Ti/Al/Ni/Au metal stack (12/200/40/100 nm)
 - Rapid Thermal Annealing : 850°C for 30s
- $R_c = 0.45 \Omega \cdot \text{mm}$ and $\rho_c = 10^{-6} \Omega \cdot \text{cm}^2$

❖ Isolation

He^+ ion multiple implantation

Isolation current < 10 nA at 100V (5μm spacing)

❖ Schottky contacts

- Ti/Al/Ti metal stack
- Tri-layer resist stack (PMMA/Copolymer/PMMA)
- Double-T-shaped gate with 90 nm footprint by electron beam lithography


❖ Passivation

SiN (50nm) deposited by PECVD at 300°C

❖ Contact pads Ti/Au (30/100 nm)

Process

SEM image after gate lift-off



Source


Gate

Double-T-shaped gate

Narrow gate foot with large cross-sectional area and close to the source contact




- Reduction of gate resistance R_g
- Low parasitic capacitance C_{gs} and C_{gd}
- High extrinsic transconductance g_m




DC characteristics

The measurement was performed using an Agilent SMU




DC characteristic

Transfer characteristics




- $g_m \text{ Max} = 410 \text{ mS} \cdot \text{mm}^{-1}$ (ext)
- $V_{\text{pinch-off}} = -2.8\text{V}$

$I_{DS}-V_{GS}$ characteristic



- $I_{\text{on}} / I_{\text{off}} = 10^4$
- Good pinch-off not impacted by parasitic gate current leakage
- Short channel effect ($DIBL = 92 \text{ mV/V}$)

RF characteristic



- Agilent N5245A VNA
- Standard LRRM calibration from 0.25 to 55 GHz
- Open, Short dummy structure de-embedding method

Current gain $|H_{21}| \rightarrow F_t = 100 \text{ GHz}$


Mason unilateral gain $|U| \rightarrow F_{\text{MAX}} = 206 \text{ GHz}$

$$F_{\text{MAX}} / F_t \approx 2$$

IEEE Publication as best power gain cut-off frequency (F_{Max}) performance for AlGaN/GaN HEMTs on Si(111) substrate [1]

Transit time analysis

Total transit time (τ_{total}) is obtained by using Suemitsu Method [1]



$$\tau_{total} = \tau_{int} + \tau_{drain} + \tau_{cc} (+\tau_{pads})$$

$$\tau_{drain} = \frac{\tau_{drain}^{Rd} + \tau_{drain}^{Coss}}{\tau_{drain}^{Rd}} + \frac{\tau_{drain}^{Coss}}{\tau_{drain}^{Rd}} (\tau_{drain}^{Rd} + \tau_{drain}^{Coss}) (\tau_{drain}^{Rd} + \tau_{drain}^{Coss}) + \tau_{drain}^{Coss} (\tau_{drain}^{Rd} + \tau_{drain}^{Coss})$$

Equivalent circuit



τ_{int} : transit time through the gate region

τ_{drain} : transit time through the depleted region extension towards drain

τ_{cc} : transit time due to the contribution of source and drain access resistances and parasitic capacitances

Transit time analysis



Different contributions of transit time were extracted using the cut-off frequencies (F_t) measured for different bias conditions sweeping both V_{gs} & V_{ds}



Transit time analysis

Experimental delay time contributions

V_{ds}	4V	6V	8V	10V
τ_{int} (ps)	1.41	1.4	1.4	1.39
τ_{drain} (ps)	0.13	0.29	0.46	0.57
τ_{cc} (ps)	0.63	0.64	0.64	0.65



- τ_{int} does not depend on V_{ds} → saturation electron velocity for $V_{ds} > 4$ V
for $V_{ds} = 4$ V $E(400 \text{ KV/cm}) > E_c$



Good agreement with theoretical critical electric field

- τ_{drain} increases with V_{ds} due to :
 - extension of drain depletion area
 - self heating effects impacting source and drain resistances

Image charges extraction

- τ_{drain} increases with V_{ds}
- $\tau_{\text{drain}} = \text{time for } e^- \text{ to cross the depletion region to the drain side of the gate}$
- This transport of the negative sheet of charges induces image charges (α)



τ_{drain} is directly affected by image charges





Illustration of HEMT structure model and resulting electric field after redistribution of image charges [1]

[1] T. Palacios et al, "High-power AlGaN/GaN HEMTs for Ka-band applications," IEEE Electron Device Letters, vol. 26, no. 11, pp. 781–783, November 2005.

Image charges extraction

τ_{drain} experimentally deduced permits to extract the image charges coefficient [1]

$$\tau_{\text{drain}} = \frac{W_D}{\alpha \times v_e}$$

W_D : drain depletion width

v_e : electron effective velocity

α : image charges coefficient



How to extract the effective electron velocity ?

How to extract the drain depletion width ?

Image charges extraction

How to extract the electron velocity used in $\tau_{drain} = \frac{w_D}{\alpha \times v_e}$?



$$v_e = \frac{L_{geff}}{\tau_{int}}$$

L_{geff} : effective gate length

τ_{int} : intrinsic delay time (measured)



No consensus was established about the L_{geff} consideration in the electron effective velocity extraction:

$$L_{geff} = L_g$$


$$v_e = 0.64 \cdot 10^7 m.s^{-1}$$




$$L_{geff} = L_g + \beta \cdot d_{2DEG} \quad [1]$$


$$v_e = 0.85 \cdot 10^7 m.s^{-1}$$


More physical

Image charges extraction

How to extract the drain depletion width used in $\tau_{drain} = \frac{w_D}{\alpha \times v_e}$?

$$W_D = \sqrt{\frac{2 \cdot \epsilon_r \cdot L_0 \cdot V_{GD,i}}{q \cdot n_s}}$$

ϵ_r : barrier relative Permittivity

$V_{GD,I}$: intrinsic gate-drain voltage

n_s : sheet carrier density

L_0 : width of region where electric fields + lateral spreading of the depletion region are assumed to terminate

 **L_0 impact W_D and can be obtained using gate-drain breakdown voltage (BV_{gd}) or feedback capacitance (C_{gd}) [1]**

Depletion width values

	$W_D_{calculated}$	$W_D_{litterature}$
AlGaN/GaN $L_g=90$ nm	74 -75 nm	54 nm

Image charges extraction

Determination of α after evaluation of v_e and w_D

$$\alpha = \frac{w_D}{\tau_{drain} \times v_e}$$

Mirroring coefficient value

	$\alpha_{\text{experimental}}$	$\alpha_{\text{simulation}}$
AlGaN/GaN	$\alpha(BV_{GD})$	$\alpha(C_{gd})$
$L_g=90 \text{ nm}$	3.35	3.19
		3.0

Good agreement between experimental method & Monte-Carlo-Simulation [1]



Conclusion & Perspective

- ✓ Analysis of the origin of drain delay in AlGaN/GaN HEMTs presenting f_{MAX} at the state of the art
- ✓ τ_{drain} has a detrimental contribution when V_{ds} increases
- ✓ The frequency performance can be further improved at high bias mitigating thermal effects (role of R_s & R_d) and designing innovative topologies / passivation schemes (role of C_{gd})
- ✓ First experimental extraction of the image charges based only in drain delay measurement
- ✓ $\alpha \approx 3$ is in accordance with the predicted results demonstrated by Monte-Carlo simulation



Does the epitaxial stack affects the image charges coefficient ?

Acknowledgements



Thank you for
your attention!

Alain AGBOTON

IEMN – UMR CNRS 8520
Avenue Poincaré – CS 60069
59652 Villeneuve d'Ascq Cedex

E-mail: ale.agboton@ed.univ-lille1.fr
Tel. +33 3 20 19 78 71

