

Novel Back-Biased UTBB Lateral SCR for FDSOI ESD Protections

Yohann Solaro^{1,2,3},
Pascal Fonteneau¹, Charles-Alexandre Legrand¹
Claire Fenouillet-Beranger^{1,3},
Philippe Ferrari², Sorin Cristoloveanu²

yohann.solaro@st.com



- **Introduction & Context**

- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)
Fabrication & Principle**

- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)
Fabrication & Principle**
- **LSCR Experimental Results**


- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)
Fabrication & Principle**
- **LSCR Experimental Results**
- **Conclusions**

Introduction & Context

Introduction & Context (1)

7

- **Electro-Static Discharge Damages**




[Russ, 1999]


Introduction & Context (1)

8


- **Electro-Static Discharge Damages**



Gate oxide breakdown




Drain junction filamentation



Interconnects damages

[Semenov, O., 1999]




[Russ, 1999]


Introduction & Context (1)

9


- **Electro-Static Discharge Damages**



Gate oxide breakdown




Drain junction filamentation



Interconnects damages

[Semenov, O., 1999]

**ESDs are
destructive events**



[Russ, 1999]

Introduction & Context (1)

10

- **Electro-Static Discharge Protection Requirements**

- **Principle & Design of a protection**


- **“Robustness, Effectiveness, Speed, Transparency”**
[Amerasekera & Duvvury 2002]

- $Z_{CLAMP} \ll Z_{CORE}$

- under ESD condition

- $Z_{CORE} \ll Z_{CLAMP}$

- normal operation



[Russ, 1999]

Introduction & Context (1)

11

- **Electro-Static Discharge Protection Requirements**

- **Principle & Design of a protection**

- “Robustness, Effectiveness, Speed, Transparency”
[Amerasekera & Duvvury 2002]


- $Z_{CLAMP} \ll Z_{CORE}$

- under ESD condition

- $Z_{CORE} \ll Z_{CLAMP}$

- normal operation

- **Global** or **Local** strategies



[Russ, 1999]

Introduction & Context (1)

12

- **Electro-Static Discharge Protection Requirements**

- **Principle & Design of a protection**

- “Robustness, Effectiveness, Speed, Transparency”
[Amerasekera & Duvvury 2002]


- $Z_{CLAMP} \ll Z_{CORE}$

- under ESD condition

- $Z_{CORE} \ll Z_{CLAMP}$

- normal operation

- **Global** or **Local** strategies




[Russ, 1999]

Introduction & Context (2)

13


- Reduced ESD design window in Fully Depleted SOI



Introduction & Context (2)

14


- Reduced ESD design window in Fully Depleted SOI



Introduction & Context (2)

15

- Reduced ESD design window in Fully Depleted SOI




LSCR Fabrication & Principle

LSCR Fabrication & Principle

17

- **Device Geometry**
 - From SOI PIN-Diode...




LSCR Fabrication & Principle

18

- **Device Geometry**

- From SOI PIN-Diode...


- ...to SOI Lateral SCR (Thyristor)



LSCR Fabrication & Principle

20

- Device Geometry



This work: « Thin » technology (**UTBB-SOI**)

SOI thickness = 7 nm

Si. epitaxy = + 15nm

BOX = 25 nm

Other works: (**PD-SOI**)

[1] Li et al. EOS/ESD, 2012.

[2] Cao et al. Microelectronics Reliab, 2011.


[3] Marichal et al. EOS/ESD 2005.

[4] Entringer et al. EOS/ESD 2006.


LSCR Fabrication & Principle

21

• Device Geometry



This work: « Thin » technology (**UTBB-SOI**)
SOI thickness = 7 nm
Si. epitaxy = + 15nm
BOX = 25 nm



Other works: (**PD-SOI SCR**s)

- [1] Li et al. EOS/ESD, 2012.
- [2] Cao et al. Microelectronics Reliab, 2011.
- [3] Marichal et al. EOS/ESD 2005.
- [4] Entringer et al. EOS/ESD 2006.

LSCR Fabrication & Principle


22

- **Device Geometry**

- « Side Base Contacts »:

- P-Base (B_P) can be tied to K (« locked » mode)
- N-Base (B_N) left floating in this study

- **Ground-Plane (GP)**
used as a back gate





• NPN Modulation

- **NPNP = Thyristor = Two inter-linked BJTs** [1,2] with shared BC junctions

[1] Moll et al., Proceedings of the IRE, 1956.

[2] Sze, Wiley, 1981.





• NPN Modulation

- **NPNP = Thyristor = Two inter-linked BJTs** [1,2] with shared BC junctions

- **NPN Base potential modulated by V_{Gb}**

[1] Moll et al., Proceedings of the IRE, 1956.

[2] Sze, Wiley, 1981.





LSCR Experimental Results

Experimental Results

26

- **NPN Characterization**



- NPN gain known to impact the SCR behavior (V_{t1} , I_{t1} , I_{leak} ...)
- ‘Strong’ accumulation condition in the NPN base : $V_{Gb} = -2V$
- Common-Emitter Gain β ($= I_C/I_B$) mainly depends on NPN Base length: L_P



Experimental Results

27

- NPN Characterization
- Back channel NMOS transfer characteristic (I_D - V_{G_b})



Experimental Results



28

- **NPN Characterization**

- **Back channel NMOS**
transfert characteristic (I_D - V_{G_b})

- **Short channel swing**
is degraded :

- $L_p = 500\text{nm}$: $S \approx 95\text{mV/dec}$
- $L_p = 200\text{nm}$: $S \approx 175\text{mV/dec}$



Experimental Results

29



- **NPN Characterization**

- **Back channel NMOS**
transfert characteristic (I_D - V_{Gb})

- **Short channel swing**
is degraded :

- $L_p = 500\text{nm}$: $S \approx 95\text{mV/dec}$
- $L_p = 200\text{nm}$: $S \approx 175\text{mV/dec}$

- **V_{th} shift: +850mV**
due to GP-type (workfunction
difference between N and P-GP)





Experimental Results

30

- The NPN bipolar is effectively Modulated !

- The NPN base potential is modulated by V_{Gb}
- The Base-Emitter barrier depends on V_{Gb}
- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow$






Experimental Results

31


- The NPN bipolar is effectively Modulated !

- The NPN base potential is modulated by V_{Gb}
- The Base-Emitter barrier depends on V_{Gb}
- $V_{Gb} \uparrow \Rightarrow I_{C\text{ eff}} \uparrow \Rightarrow \beta_{\text{NPN eff}} \uparrow$ [1]

[1] Colinge, IEEE TED, 1987.



- SCR Triggering point (I_{t1}, V_{t1}) is set by $\beta_{NPN} (L_P \dots)$





Experimental Results

34

- NPN Modulation changes SCR triggering

- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow \Rightarrow \beta_{NPN\text{ eff}} \nearrow$
 $\Rightarrow I_{t1}, V_{t1} \searrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type...)





Experimental Results

35

- NPN Modulation changes SCR triggering

- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow \Rightarrow \beta_{NPN\text{ eff}} \nearrow$
 $\Rightarrow I_{t1}, V_{t1} \searrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type, V_{Gb} ...)



Experimental Results



36

- NPN Modulation changes SCR triggering

- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow \Rightarrow \beta_{NPN\text{ eff}} \nearrow$
 $\Rightarrow I_{t1}, V_{t1} \searrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type, V_{Gb} ...)

- Strong capacitive coupling between P-base and back-gate allows floating-mode operation



Experimental Results



37

- NPN Modulation changes SCR triggering

- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow \Rightarrow \beta_{NPN\text{ eff}} \nearrow$
 $\Rightarrow I_{t1}, V_{t1} \searrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type, V_{Gb} ...)

- Strong capacitive coupling between P-base and back-gate allows floating-mode operation



Experimental Results



38

- NPN Modulation changes SCR triggering

- $V_{Gb} \uparrow \Rightarrow I_{C\text{ eff}} \uparrow \Rightarrow \beta_{NPN\text{ eff}} \uparrow \Rightarrow I_{t1}, V_{t1} \downarrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type, V_{Gb} ...)

- Strong capacitive coupling between P-base and back-gate allows floating-mode operation



Experimental Results



39

- NPN Modulation changes SCR triggering

- $V_{Gb} \nearrow \Rightarrow I_{C\text{ eff}} \nearrow \Rightarrow \beta_{NPN\text{ eff}} \nearrow \Rightarrow I_{t1}, V_{t1} \searrow$

- SCR Triggering point (I_{t1}, V_{t1}) is set by β_{NPN} (L_P , GP-type, V_{Gb} ...)



- Strong capacitive coupling between P-base and back-gate allows floating-mode operation



Experimental Results

40

- **SCR Leakage @ $V_{dd} = 1V$**
- **Stronger Base-Emitter barrier means lower leakage**






	N-GP		P-GP	
	'Floating'	'Bp locked'	'Floating'	'Bp locked'
@ $V_{Gb} = 0V$	7 nA/ μ m	100 pA/ μ m	93 pA/ μ m	0.5 pA/ μ m
@ $V_{Gb} = -1V$	0.9 pA/ μ m	0.7 pA/ μ m	17 fA/ μ m	1.1 pA/ μ m

Experimental Results

41

- **Transmission Line Pulse (TLP)**
High-Current measurements
 - No need of Base contacts
 - V_{t1} adjustment with V_{Gb} is confirmed
 - Performance: $I_{t2} \approx 5 \text{ mA}/\mu\text{m}$ (TLP 100 ns)



Conclusions



- **LSCR experimentally demonstrated and understood via TCAD in an Ultra-Thin-SOI technology:**
 - $I_{\text{leak}} < 20 \text{ fA}/\mu\text{m}$ is achievable with adequate V_{Gb}
 - « Tunable V_{t1} » (adjustable to application) with Back Bias, GP-type, NPN Base length
- **Controlled only with back gate biasing : No need of Base Contacts or Front Gate**
- **SOI-LSCR is fully compatible with standard FDSOI CMOS process**
- **TLP performances (ESD failure current) validates $I_{\text{t2}} \approx 5\text{mA}/\mu\text{m}$**
- **Adequate for « Core MOS » protection in 28nm FDSOI**

BackUp Slides


Transient Characteristics for ESD

47



• Transient & ESD Applications



- Voltage Pulse with 50 ps RT and $I_A = 1\text{mA}/\mu\text{m}$
- For decreased L_{int} :
 - Overshoot Peak Voltage decreases from 9V to 3V
 - Device response time $\searrow$ ($< 50 \text{ ps}$)



- [Salman et al. 2006] [Cao et al. 2011]




V_{g1} controls the inversion in the (P-) region and change the triggering voltage of the structure

$t_{Si} = 70\text{nm}$ $t_{BOX} = ?$




doped: "P+/P-/HVt/N+ FED"

$L_{g1} = L_{g2} = 0.5\text{ }\mu\text{m}$, $L_{gap}?$



• NPN Gain in accumulation

- Accumulation condition $V_{Gb} = -2V$
- 2 designed Bases: $L_p=200$ & 500 nm
- No dependance of β_{NPN} on GP type
- $\beta_{NPN} \approx 40$ with $L_p=200$ nm






LSCR Characterization

50

- **NPN = « Back-Channel » NMOS**

- NMOS Extraction of Threshold [1] & Swing in linear regime ($V_D = 20\text{mV}$)
- $850\text{mV } V_{th}$ shift N-GP to P-GP
- $S = 95 \text{ mV/dec}$ to 175 mV/dec






LSCR Characterization

51


• Effective NPN Gain control

- $\beta_{\text{NPN eff}}$ is dramatically increased by back NMOS I_D current
- $V_{\text{Gb}} < -1\text{V}$ allows a strong diminution of I_{leak} (20fA/ μm)
- $\beta_{\text{NPN eff}} \nearrow : I_{t1} \searrow \& V_{t1} \searrow$




• State of the Art

[Marichal et al. EOS/ESD 2005]





[Entringer et al. EOS/ESD 2006]



• State of the Art

[Cao et al. Microelectronics Reliab, 2011]



[Li et al. EOS/ESD, 2012]

