

# Novel Back-Biased UTBB Lateral SCR for FDSOI ESD Protections

Yohann Solaro<sup>1,2,3</sup>,  
Pascal Fonteneau<sup>1</sup>, Charles-Alexandre Legrand<sup>1</sup>  
Claire Fenouillet-Beranger<sup>1,3</sup>,  
Philippe Ferrari<sup>2</sup>, Sorin Cristoloveanu<sup>2</sup>

[yohann.solaro@st.com](mailto:yohann.solaro@st.com)



- **Introduction & Context**

- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)  
Fabrication & Principle**

- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)  
Fabrication & Principle**
- **LSCR Experimental Results**


- **Introduction & Context**
- **Lateral Silicon Controlled Rectifier (LSCR)  
Fabrication & Principle**
- **LSCR Experimental Results**
- **Conclusions**

# Introduction & Context

# Introduction & Context (1)

7


- Electro-Static Discharge Damages




[Russ, 1999]

# Introduction & Context (1)


- Electro-Static Discharge Damages



Gate oxyde breakdown




Drain junction filamentation



Interconnects damages

[Semenov, O., 1999]




[Russ, 1999]

# Introduction & Context (1)

9


- Electro-Static Discharge Damages




Gate oxyde breakdown

[Semenov, O., 1999]


ESDs are  
destructive events



Drain junction filamentation



Interconnects damages




[Russ, 1999]

# Introduction & Context (1)

- Electro-Static Discharge Protection Requirements

- Principle & Design of a protection
  - “Robustness, Effectiveness, Speed, Transparency”  
[Amerasekera & Duvvury 2002]
- $Z_{CLAMP} \ll Z_{CORE}$ 
  - under ESD condition
- $Z_{CORE} \ll Z_{CLAMP}$ 
  - normal operation




[Russ, 1999]

# Introduction & Context (1)

- Electro-Static Discharge Protection Requirements


- Principle & Design of a protection
  - “Robustness, Effectiveness, Speed, Transparency”  
[Amerasekera & Duvvury 2002]
- $Z_{CLAMP} \ll Z_{CORE}$ 
  - under ESD condition
- $Z_{CORE} \ll Z_{CLAMP}$ 
  - normal operation
- Global or Local strategies



# Introduction & Context (1)


- Electro-Static Discharge Protection Requirements

- Principle & Design of a protection
  - “Robustness, Effectiveness, Speed, Transparency”  
[Amerasekera & Duvvury 2002]
- $Z_{CLAMP} \ll Z_{CORE}$ 
  - under ESD condition
- $Z_{CORE} \ll Z_{CLAMP}$ 
  - normal operation
- Global or Local strategies




# Introduction & Context (2)

- Reduced ESD design window in Fully Depleted SOI




# Introduction & Context (2)

- Reduced ESD design window in Fully Depleted SOI



# Introduction & Context (2)

- Reduced ESD design window in Fully Depleted SOI




# LSCR Fabrication & Principle

# LSCR Fabrication & Principle

17

- Device Geometry
  - From SOI PIN-Diode...




# LSCR Fabrication & Principle

18

- Device Geometry

- From SOI PIN-Diode...

...to SOI Lateral SCR (Thyristor)




# LSCR Fabrication & Principle

19

- Device Geometry

- From SOI PIN-Diode...

...to SOI Lateral SCR (Thyristor)




- Lateral N+/P/N/P+ arrangement
- SOI thickness = 7 nm
- BOX = 25 nm
- No Front Gate deposited [1]
- Si. Epitaxy (+15 nm) on whole structure (raised Source/Drain)

# LSCR Fabrication & Principle

20

- Device Geometry




This work: « Thin » technology (**UTBB-SOI**)

SOI thickness = 7 nm

Si. epitaxy = + 15nm

BOX = 25 nm



Other works: (**PD-SOI**)

[1] Li et al. EOS/ESD, 2012.


[2] Cao et al. Microelectronics Reliab, 2011.

[3] Marichal et al. EOS/ESD 2005.


[4] Entringer et al. EOS/ESD 2006.

# LSCR Fabrication & Principle

- Device Geometry



This work: « Thin » technology (UTBB-SOI)  
 SOI thickness = 7 nm  
 Si. epitaxy = + 15nm  
 BOX = 25 nm




Other works: (PD-SOI SCR)

- [1] Li et al. EOS/ESD, 2012.
- [2] Cao et al. Microelectronics Reliab, 2011.
- [3] Marichal et al. EOS/ESD 2005.
- [4] Entringer et al. EOS/ESD 2006.

# LSCR Fabrication & Principle

- Device Geometry

- « Side Base Contacts »:
  - P-Base ( $B_P$ ) can be tied to K (« locked » mode)
  - N-Base ( $B_N$ ) left floating in this study
- Ground-Plane (GP) used as a back gate





- **NPN Modulation**

- **NPNP = Thyristor = Two inter-linked BJTs [1,2] with shared BC junctions**

[1] Moll et al., Proceedings of the IRE, 1956.



[2] Sze, Wiley, 1981.



## • NPN Modulation

- NPNP = Thyristor = Two inter-linked BJTs [1,2] with shared BC junctions
- NPN Base potential modulated by  $V_{Gb}$

[1] Moll et al., Proceedings of the IRE, 1956.  
[2] Sze, Wiley, 1981.





# LSCR Experimental Results

# Experimental Results

- NPN Characterization



- NPN gain known to impact the SCR behavior ( $V_{t1}$ ,  $I_{t1}$ ,  $I_{\text{leak}}$ ...)
- 'Strong' accumulation condition in the NPN base :  $V_{Gb} = -2V$
- Common-Emitter Gain  $\beta$  ( $= I_C/I_B$ ) mainly depends on NPN Base length:  $L_P$



# Experimental Results

- NPN Characterization

- Back channel NMOS transfert characteristic ( $I_D$ - $V_{Gb}$ )





# Experimental Results

- NPN Characterization

- Back channel NMOS transfert characteristic ( $I_D$ - $V_{Gb}$ )

- Short channel swing is degraded :



- $L_P = 500\text{nm} : S \approx 95\text{mV/dec}$
- $L_P = 200\text{nm} : S \approx 175\text{mV/dec}$



# Experimental Results

- NPN Characterization

- Back channel NMOS transfert characteristic ( $I_D$ - $V_{Gb}$ )
- Short channel swing is degraded :
  - $L_P = 500\text{nm} : S \approx 95\text{mV/dec}$
  - $L_P = 200\text{nm} : S \approx 175\text{mV/dec}$
- $V_{th}$  shift: +850mV due to GP-type (workfunction difference between N and P-GP)





# Experimental Results

30

- The NPN bipolar is effectively Modulated !

- The NPN base potential is modulated by  $V_{Gb}$
- The Base-Emitter barrier depends on  $V_{Gb}$
- $V_{Gb} \uparrow \Rightarrow I_{C\ eff} \uparrow$





# Experimental Results

- The NPN bipolar is effectively Modulated !

- The NPN base potential is modulated by  $V_{Gb}$
- The Base-Emitter barrier depends on  $V_{Gb}$
- $V_{Gb} \uparrow \Rightarrow I_{C\ eff} \uparrow \Rightarrow \beta_{NPN\ eff} \uparrow$  [1]

[1] Colinge, IEEE TED, 1987.





# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \nearrow & \Rightarrow I_{C\ eff} \nearrow \Rightarrow \beta_{NPN\ eff} \nearrow \\ & \Rightarrow I_{t1}, V_{t1} \searrow \end{aligned}$$

- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P \dots$ )





# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \nearrow & \Rightarrow I_{C\ eff} \nearrow \Rightarrow \beta_{NPN\ eff} \nearrow \\ & \Rightarrow I_{t1}, V_{t1} \searrow \end{aligned}$$

- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type ...)





# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \nearrow & \Rightarrow I_{C\ eff} \nearrow \Rightarrow \beta_{NPN\ eff} \nearrow \\ & \Rightarrow I_{t1}, V_{t1} \searrow \end{aligned}$$


- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type...)




# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \uparrow &\Rightarrow I_{C\ eff} \uparrow \Rightarrow \beta_{NPN\ eff} \uparrow \\ &\Rightarrow I_{t1}, V_{t1} \downarrow \end{aligned}$$



- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type,  $V_{Gb}$  ...)





# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \nearrow & \Rightarrow I_{C\ eff} \nearrow \Rightarrow \beta_{NPN\ eff} \nearrow \\ & \Rightarrow I_{t1}, V_{t1} \searrow \end{aligned}$$

- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type,  $V_{Gb}$  ...)
- Strong capacitive coupling between P-base and back-gate allows floating-mode operation





# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \uparrow \Rightarrow I_{C\ eff} \uparrow \Rightarrow \beta_{NPN\ eff} \uparrow \\ \Rightarrow I_{t1}, V_{t1} \downarrow \end{aligned}$$


- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type,  $V_{Gb}$  ...)
- Strong capacitive coupling between P-base and back-gate allows floating-mode operation




# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \uparrow \Rightarrow I_{C\ eff} \uparrow \Rightarrow \beta_{NPN\ eff} \uparrow \\ \Rightarrow I_{t1}, V_{t1} \downarrow \end{aligned}$$




- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  ( $L_P$ , GP-type,  $V_{Gb}$  ...)
- Strong capacitive coupling between P-base and back-gate allows floating-mode operation




# Experimental Results

- NPN Modulation changes SCR triggering

$$\begin{aligned} \bullet V_{Gb} \nearrow & \Rightarrow I_{C\ eff} \nearrow \Rightarrow \beta_{NPN\ eff} \nearrow \\ & \Rightarrow I_{t1}, V_{t1} \searrow \end{aligned}$$





- SCR Triggering point ( $I_{t1}, V_{t1}$ ) is set by  $\beta_{NPN}$  (L<sub>P</sub>, GP-type,  $V_{Gb}$  ...)
- Strong capacitive coupling between P-base and back-gate allows floating-mode operation



# Experimental Results

- SCR Leakage @  $V_{dd} = 1V$

- Stronger Base-Emitter barrier means lower leakage






N-GP		P-GP	
'Floating'	'B <sub>p</sub> locked'	'Floating'	'B <sub>p</sub> locked'
$I_{leak}$ @ $V_{Gb} = 0V$	7 $\text{nA}/\mu\text{m}$	100 $\text{pA}/\mu\text{m}$	93 $\text{pA}/\mu\text{m}$
$I_{leak}$ @ $V_{Gb} = -1V$	0.9 $\text{pA}/\mu\text{m}$	0.7 $\text{pA}/\mu\text{m}$	17 $\text{fA}/\mu\text{m}$

# Experimental Results

- Transmission Line Pulse (TLP) High-Current measurements

- No need of Base contacts
- $V_{t1}$  adjustment with  $V_{Gb}$  is confirmed
- Performance:  $I_{t2} \approx 5\text{mA}/\mu\text{m}$  (TLP 100 ns)



# Conclusions

# Conclusions

43

- LSCR experimentally demonstrated and understood via TCAD in an Ultra-Thin-SOI technology:
  - $I_{\text{leak}} < 20 \text{ fA}/\mu\text{m}$  is achievable with adequate  $V_{Gb}$
  - « Tunable  $V_{t1}$  » (adjustable to application) with Back Bias, GP-type, NPN Base length
- Controlled only with back gate biasing : No need of Base Contacts or Front Gate
- SOI-LSCR is fully compatible with standard FDSOI CMOS process
- TLP performances (ESD failure current) validates  $I_{t2} \approx 5 \text{ mA}/\mu\text{m}$
- Adequate for « Core MOS » protection in 28nm FDSOI








# BackUp Slides

# Transient Characteristics for ESD



- Transient & ESD Applications



- Voltage Pulse with 50 ps RT and  $I_A = 1\text{mA}/\mu\text{m}$
- For decreased  $L_{int}$ :
  - Overshoot Peak Voltage decreases from 9V to 3V
  - Device response time  $\downarrow$  (< 50 ps)



- [Salman et al. 2006] [Cao et al. 2011]




$V_{g1}$  controls the inversion in the (P-) region and change the triggering voltage of the structure

$t_{Si} = 70\text{nm}$   $t_{BOX} = ?$

doped: “P+/P-/HVt/N+ FED”

$L_{g1} = L_{g2} = 0.5 \mu\text{m}$ ,  $L_{gap} ?$






# LSCR Characterization

49

- NPN Gain in accumulation




- Accumulation condition  $V_{Gb} = -2V$
- 2 designed Bases:  $L_P=200 \text{ & } 500 \text{ nm}$
- No dependance of  $\beta_{NPN}$  on GP type
- $\beta_{NPN} \approx 40$  with  $L_P=200 \text{ nm}$



# LSCR Characterization

50

- NPN = « Back-Channel » NMOS
  - NMOS Extraction of Threshold [1] & Swing in linear regime ( $V_D = 20\text{mV}$ )
  - 850mV  $V_{th}$  shift N-GP to P-GP
  - $S = 95 \text{ mV/dec}$  to  $175 \text{ mV/dec}$






[1] Ghibaudo et al. Electronics Letters, 1988

# LSCR Characterization

51


- Effective NPN Gain control

- $\beta_{NPN\ eff}$  is dramatically increased by back NMOS  $I_D$  current
- $V_{Gb} < -1V$  allows a strong diminution of  $I_{leak}$  ( $20fA/\mu m$ )
- $\beta_{NPN\ eff} \uparrow : I_{t1} \downarrow \& V_{t1} \downarrow$




## • State of the Art

[Marichal et al. EOS/ESD 2005]





[Entringer et al. EOS/ESD 2006]



## • State of the Art

[Cao et al. Microelectronics Reliab, 2011]



[Li et al. EOS/ESD, 2012]

