



Novel Low Temperature 3D Wafer Stacking Technology for High Density Device Integration

Dr. Ionut RADU
R&D Corporate

Acknowledgements

- **SOITEC**

- G. Gaudin, W. van den Daele, F. Letertre and C. Mazure

- **CEA-LETI**

- L. Di Cioccio, T. Lacave, F. Mazon, P. Scheiblin and T. Signamarcheix


- **IMEP-LAHC**

- S. Cristoloveanu

Outline

- 3D integration
- Low temperature layer stacking technology & requirements
- Electrical data
- Conclusions and outlook

Evolution of Device Technologies




- Scaling alone does not ensure improvement

Towards a 3D world...

- ➔ Non-planar architectures (e.g. FinFET, GAA, etc)
- ➔ Heterogeneous integration

3D integration

Value for Electronic Systems	
Performance	↗
Density	↗
Functionality	↗
Form Factor	↘



P. Batude *et al.*
VLSI 2011

[3,4]: P.Garrou *et al.*, Handbook of 3D integration, Vol 1,2 (Wiley ed) / [5]: B. Banijamali, ECTC2011
[6]: S-M. Jung *et al.*, VLSI 2005 pp220 / [7]: P. Batude *et al.*, ECS journal 2008, VO16,pp47

- TSV based technology

- Memory cube, etc



- Adoption delayed
- Reliability, yield and process cost challenges








- Sequential integration

- Very dense device integration (nm alignment)




- Front End integration

Front End integration examples

Examples	Applications	Source				
Vertical transistors	Logic	<p>Intel: K. Kuhn et al., TED 59:7 2012</p>  				
Vertical transistors	Memory	<div style="display: flex; justify-content: space-around;"> <div data-bbox="1003 792 1312 1084"> <p>[Toshiba, IEDM 1989]</p>  </div> <div data-bbox="1318 792 1612 1084"> <p>[Samsung, VLSI 2009]</p>  </div> <div data-bbox="1619 792 1934 1084"> <p>[Qimonda, Patent 2010]</p>  </div> </div>				
Planar transistors	Logic	<div style="display: flex; justify-content: space-between;"> <div data-bbox="913 1105 1144 1386"> <p>Sequential integration</p> <ol style="list-style-type: none"> 1/ Bottom transistor processing 2/ Top FET processing 3/ Contacting  </div> <div data-bbox="1150 1101 1444 1386">  </div> <div data-bbox="1465 1105 2018 1365"> <p>CEA-LETI: P. Batude et al. VLSI 2011</p> <table border="1"> <tr> <td data-bbox="1472 1182 1724 1268">Alignment performance</td> <td data-bbox="1730 1182 2011 1268" style="text-align: center;">~10nm</td> </tr> <tr> <td data-bbox="1472 1273 1724 1359">3D contact process</td> <td data-bbox="1730 1273 2011 1359" style="text-align: center;">planar scheme like</td> </tr> </table> </div> </div>	Alignment performance	~10nm	3D contact process	planar scheme like
Alignment performance	~10nm					
3D contact process	planar scheme like					

3D layer stacking: concept


Low temperature Smart Cut™ for transfer of blanket or predefined thin film stacks



Partially or fully processed wafers: e.g. CMOS, DRAM, etc

Low temperature Smart Cut™: Building blocks


- Hydrogen implantation
- Pre-bond planarization and surface preparation
- Wafer direct bonding
- Low temperature layer splitting and finishing (<500°C)



→ High quality thin films after low temperature layer transfer


Low temperature Smart Cut™

- Thin Si layer transfer demonstrated on patterned wafers
 - Memory/Logic patterned substrate
 - 200nm ± 15nm top silicon layer
 - $T_{\max} < 500^{\circ}\text{C}$






300mm wafer

Surface conditioning before bonding allows low temperature interface consolidation



Low temperature Smart Cut™ : finishing

- Physical characterization




☑ Uniform thin Si film with low roughness

Outline

- 3D integration
- Low temperature layer stacking technology & requirements
- **Electrical data**
- Conclusions and outlook

Low temperature activation of dopants

- Solid Phase Epitaxial Re-growth (SPER)
- Use crystalline silicon as a template to re-crystallize an amorphous silicon
- Annealing temperatures $> 475^{\circ}\text{C}$
(see Olson'94, $E_a=2.7\text{eV}$)





Key attribute:

→ Activate doping impurities above solubility limit
(e.g. ultra shallow junction in the source/drain extension (SDE))

Low temperature SPER


- Impact on PN thin film junction

- H implantation (low dose - no layer transfer)
- Si amorphization and subsequent re-crystallization at 500°C





α/c interface

H-implant depth



Low temperature SPER (500°C)

- I-V measurements




- PN diode recovery by low temperature SPER
- Higher I_{off} after re-crystallization due to subsisting EOR damage (Shockley-Read-Hall carrier generation)


Low temperature Smart Cut™ and SPER

- Smart Cut and SPER integration leading to leakage free devices
 - Si amorphization before bonding
 - Bonding and layer splitting
 - Low temperature re-crystallization (SPER) $\leq 500^{\circ}\text{C}$
 - Thinning to removal of un-necessary Si material (including EOR defects)


Step 1 : Amorphization of active device layer




Step 2 : Bonding/Splitting to a handle substrate



Step 3 : low temp SPER




Step 4 : Thinning and finishing




Low temperature Smart Cut™ and SPER

- Validation using blanket Si film




✓ low roughness of a-Si





✓ No crystalline defects

Electrical properties

- Smart Cut™ and low temperature SPER integration leading to **defect free diode**
 - Validation using PN junction
 - 100% recovery of I(V) diode characteristics




No degradation of $I_{\text{off}}/I_{\text{on}}$ characteristics



Electrical properties

- Reverse current analysis under various polarization conditions



- Smart Cut with SPER integration leads to lowest I_{off}
- Lowest variability (statistical distribution)

Conclusions

- A novel 3D layer stacking technology at wafer level for very dense device integration is presented
- Successful layer transfer of high quality single-crystal silicon PN bi-layers using the Smart Cut™ technology in combination with low temperature SPER
- Minimum diode leakage is demonstrated after the PN layer transfer without exceeding 500°C

Outlook

- Low temperature layer stacking enables front end integration of a large variety of devices
 - e.g. CMOS + memory blocks, CMOS + RF, CMOS + photonic interconnects, etc
 - Vertical or planar device integration schemes
 - Low temperature process compatible with pre-existing metallization
 - Wafer level path to monolithic 3D integration
- Heterogeneous integration of pre-defined stacks on silicon technology (single-crystal layers)
 - Single-crystalline template for new devices with nanometer alignment capability (standard lithography process)