#### **PLATINUM**



#### SILVER







#### **BRONZE**



#### REGULAR











## **E**XHIBITORS

# **Ontinental**









## WELCOME TO ESSCIRC 2013

#### CHAIR'S MESSAGE



On behalf of the Organizing Committees of ESSCIRC 2013, it is our pleasure to welcome you to the 39<sup>th</sup> European Solid-

State Circuit conference. ESSCIRC 2013 runs in parallel to its sister conference ESSDERC 2013, covering all aspects of modern solid-state systems, circuits and devices at a single event. The increasing level of integration for system-on-chip design made available by advances in silicon technology is stimulating more than ever before the need for deeper interaction among technologists, device experts and circuits and system designers. As a participant at ESSCIRC and ESSDERC, you will have the opportunity to learn of the latest advances in these fields, and to meet those who have dared, pioneered and succeeded.

The conferences are to be held at the JW Marriott Bucharest Grand Hotel, conveniently situated downtown. The venue is located next to the Parliament Palace, the largest building in Europe and the second largest in the world, right after the Pentagon.

This year, a total of 245 submissions originating from 35 countries were received for ESSCIRC including 104 papers coming from Europe, 90 from Asia-Pacific and 47 from North-America. This is proof of the truly international nature of ESSCIRC. The Technical Program Committee with 130 recognized experts from academia and industry selected 97 papers for oral presentations in 25 sessions. Six plenary presentations common to ESSCIRC and ESSDERC, and three keynotes specific for each conference focusing on highly relevant topics were selected by the Technical Program Committees of both conferences and will be delivered by outstanding speakers. One session of invited papers and two joint ESSDERC/ESSCIRC sessions complete the program.

In addition to the conference programs, a pre-conference day with introductory tutorials and a post-conference day with workshops showcasing work currently being carried out by European research consortia will also be held.

For this year edition, we are honored to host a round table on "The Future of Semiconductor Industry in Europe" with the participation of high level representatives of the major microelectronic companies, research institutes, as well as the funding organizations in Europe. The round table will offer the

## **WELCOME TO ESSCIRC 2013**

panelists the chance to share their views on the topics that ensure the strength and sustainability of the microelectronic industry in Europe.

A special workshop on semiconductor research state-of-theart in Eastern Europe will take place in the last day of the conference. The workshop entitled "Potential of Eastern European countries in Key Enabling Technologies" is intended to expose to the international community the Eastern European achievements and to facilitate new contacts for future collaboration.

We would like to thank the Steering Committee of ESSDERC/ ESSCIRC for giving us the opportunity to organize this event.

The conference has been organized by members of the University "POLITEHNICA" of Bucharest, "Gheorghe Asachi" Technical University of Iasi, IMT Bucharest (National Institute for R&D in Microtechnologies) and Infineon Technologies Romania. We would like to thank the authorities of these institutions for their support and for allowing us to devote part of our time to the organization.

Last but not least, we would like to express our greatest appreciation to all the authors who submitted papers to the conference and to all delegates, tutorial lecturers and plenary speakers who have travelled to Bucharest to interact and share their thoughts during the conference.

Enjoy ESSDERC/ESSCIRC 2013 conference and your visit to Bucharest. We hope to see you all back here more often. Welcome, Bine ati venit!

Michael Neuhäuser Conference Chair – ESSDERC/ESSCIRC 2013

> Andrei Vladimirescu, Liviu Goras TPC chairs – FSSCIRC 2013

## ABOUT THE CONSORTIUM

University POLITEHNICA of Bucharest is the largest and the oldest technical university in the country and among the most prestigious universities in Romania. The tradition of this institution, developed in over 190 years through the effort of the most important nation's schoolmasters and of the generations of students,




is not the only convincing reason. Today, the POLITEHNICA University of Bucharest is undergoing a continuous modernization process, being involved in a permanent dialogue with great universities in Europe and all over the world.

The Technical University "Gheorghe Asachi" laşi is among the oldest and prestigious academic institutions in Romania. It has a distinguished presence, both national and international, and it trains engineer professionals, able to quickly and efficiently respond to the innovation, research and development demands of the economic agents.



The University has the resources of intelligence and creativity as well as the skills required to generate, disseminate and implement the results of scientific approaches. Institution is working to strengthen a system of quality assurance and academic excellence in teaching and research.

The National Institute for R&D in Microtechnologies - IMT Bucharest, Romania (www.imt.ro) is supervised by the National Ministry of Education.





institution promoting MST Technologies and a main performer in the region. Its European dimension is confirmed by its participation in the EU Frame Programs FP6 and FP7 (24 projects in ICT and NMP), FP7-related (11 projects: ENIAC-JU, MNT-ERANET, COST) and in national projects (ICT, Materials, Health, Security, Space).

## **WELCOME TO ESSCIRC 2013**

#### PLATINUM SPONSOR



Infineon Technologies focuses on the three central challenges facing modern society: Energy Efficiency, Mobility and Security and offers semiconductors and system solutions for automotive

and industrial electronics and chip card and security applications.

Infineon's products stand out for their reliability, their quality excellence and their innovative and leading-edge technology in analog and mixed signal, RF and power as well as embedded control.

With a global presence, Infineon operates through its subsidiaries in the USA from Milpitas, California, in the Asia-Pacific region from Singapore, and in Japan from Tokyo. In the 2012 fiscal year (ending September 2012), the company reported sales of 3.9 billion Euro.

## CONTENTS

Sponsors	1-2
Welcome	3-4
About the Consortium	5-6
ESSCIRC Schedule	8-9
Meeting Rooms Floorplan	10
Program at a Glance	11-13
Organizing Committees	14-15
Committees	16-19
Welcome to Bucharest	20
Conference Venue	21
Conference Information	23
Conference Overview	24-25
Meals and Refreshments	26-27
Executive Roundtable	28
Joint Plenary Talks	29-34
ESSCIRC Plenary Talks	35-37
ESSCIRC Tutorials	38-40
ESSCIRC Workshops	41-46
ESSCIRC Program	47-77
Author Index	78-82

## ESSCIRC SCHEDULE

### Monday, September 16<sup>th</sup>, 2013

#### **Tutorials**

8:45 – 9:00	Opening
-------------	---------

11:00 – 11:30 Morning coffee break

12:30 – 14:00 Lunch break

16:00 – 16:30 Afternoon coffee break

16:30 – 17:00 (17.30 - 18.00) Wrap-up

### Tuesday, September 17th, 2013

8:00 Conference Opening

#### **Technical Sessions**

8:30	Joint Plenary	Lecture
------	---------------	---------

9:20 Plenary Executive Round Table

10:50 Joint Plenary Lecture

11:40 Lunch

13:00 ESSCIRC Keynote
14:00 ESSCIRC Sessions

15:20 Coffee Break

15:50 ESSCIRC Sessions16:50 ESSCIRC Sessions

#### **Welcome Reception**

## WEDNESDAY, SEPTEMBER 18TH, 2013

#### **Technical Sessions**

8:30	Joint Plenary Lecture
9:25	Joint Plenary Lecture

10:20 Coffee Break

10:50 ESSCIRC Sessions

12:30 Lunch

14:00 ESSCIRC Keynote

15:00 ESSCIRC Invited Session

16:00 Coffee Break

16:30 ESSCIRC Sessions

#### **Gala Dinner**

## ESSCIRC SCHEDULE

## THURSDAY, SEPTEMBER 19TH, 2013

#### **Technical Sessions**

9:00	Joint Plenary Lecture
9:55	Joint Plenary Lecture
10:50	Coffee Break
11:20	ESSCIRC Keynote

12:20 Lunch

12:20 Lunch

14:00 ESSCIRC Sessions15:00 ESSCIRC Sessions

16:00 Coffee Break

16:20 ESSCIRC Sessions

## FRIDAY, SEPTEMBER 20TH, 2013


#### Workshops

15:30 - 18:00

8:50 (9:00) – 10:30	Work Session
10:30 – 11:00	Coffee Break
11:00 – 12:00	Work Session
12:00 – 13:30	Lunch
13:30 – 15:00	Work Session
15:00 - 15:30	Coffee Break

Work Session

## MEETING ROOMS FLOORPLAN



## Program at a Glance

	Room TM						A3L-F Emerging FET-like	Modeling	Chr: Bernd Meinerzhagen,	Wladek Grabinski	Track: ESSDERC-Modeling &	Simulation													A6L-F Optoelectronic and	Photonic devices	Chr: Ion Tiginyanu	Track: ESSDERC-	Optoelectronic & Photonic	Devices		
	Room C T						A3L-E ESSCIRC Keynote: E.	Candes (Stanford Univ.)	Chr: Boris Murmann	Track: INVITED ESSCIRC		14:20-15:20	11:00 10:00	A4L-E ESSDERC Keynote:	Tsunenobu Kimoto (Kyoto	Univ.)	Chr. Florin Udrea	Track: INVITED ESSDERC		A5L-E ESSDERC Invited	Session I	Chr: Gunnar Malm	Track: INVITED ESSDERC		A6L-E Technologies and	Devices for RF and Power	Applications	Chr: Gaudenzio Meneghesso,	Gianmauro Pozzovivo	Track: ESSDERC-Microwave	& Power Solid State Devices	
	Room D	ident) (Room: ABCD)	m: ABCD)	n: ABCD)	iry (Room: ABCD)	ibition													Exhibition						A6L-D Power Converters and	Drivers	Chr: Bernhard Wicht, Michael	Mark	Track: ESSCIRC-Power	Management & Energy	Scavenging	ion at Hilton
	Room C	Chair, Rakesh Kumar, IEEE SSCS Pres	er Track: INVITED Joint Plenary (Rooi	in the Semiconductor Area" (Roon	dimirescu Track: INVITED Joint Plena	Lunch + Exhibition	A3L-C GaN and NEMS	Chr: Gunnar Malm, Henryk	Przewlocki	Track: ESSDERC-	Characterization, Reliability &	A41-C mmWave-to-TH2		Building Blocks and Systems	Chr: Yann Deval, Baudouin	Martinean	Track: ESSCIRC-RF & mm	Wave	Coffee Break + Exhibition						A6L-C Biomedical Circuits &	Systems	Chr: Andreas Demosthenous,	Firat Yazicioglu	Track: ESSCIRC-Bio-Medical &	Bio-Electronic Circuits &	Systems	Welcome Reception at Hilton
	Room B	CONFERENCE OPENING (Michael Neuhäuser, Conference Chair, Rakesh Kumar, IEEE SSCS President) (Room: ABCD)	A1L-A JOINT PLENARY: Reinhard Ploss (Infineon) Chr. Michael Neuhaeuser Track: INVITED Joint Plenary (Room: ABCD)	Round Table: "Europe as Engine of Innovation in the Semiconductor Area" (Room: ABCD)	A2L-A JOINT PLENARY: Witek Maszara (Global Foundries) Chr.: Andrei Vladimirescu Track: INVITED Joint Plenary (Room: ABCD)							14:20-15:20	03:01	A4L-B Energy-Efficient High-	Speed Circuits	Chr.: Tobias Gemmeke, Doris	Schmitt-Landsiedel	Track: ESSCIRC-Digital Circuits		A5L-B Innovation in Digital	Circuit Architectures	Chr.: Hannu Tenhunen, Christian	Piguet	Track: ESSCIRC-Digital Circuits	A6L-B Nyquist Rate ADCs	Chr. Georgi Radulov, George	Gielen	Track: ESSCIRC-Data Converters				
ter 17 <sup>th</sup> , 2013	Room A	CONFERENCE OPENI	A1L-A JOINT PLENARY: Reinhard Plo	Round T.	A2L-A JOINT PLENARY: Witek Masza		A3L-A Emerging FET Devices	Chr: Radu Sporea, Andreas	Schenk	Track: ESSDERC-Emerging Non-	CMOS Devices & Technologies									A5L-A PLLs	Chr.: Francesco Svelto, Antonio	Liscidini	Track: ESSCIRC-RF & mm Wave		A6L-A Analog I	Chr.: Marco Berkhout, Traian	Visan	Track: ESSCIRC-Analog Circuits				
Tuesday, September 17''', 2013	Time	08:00-08:30	08:30-09:20	09:20-10:50	10:50-11:40	11:40-13:00	13:00-14:00					14:00-15:20	03:01						15:20-15:50	15:50-16:50					16:50-18:50							20:00-23:00

## Program at a Glance

Wednesday, Sep	Wednesday, September 18 <sup>th</sup> , 2013					
Time	Room A	Room B	Room C	Room D	Room C T	Room TM
08:30-09:25	B1L-A JOINT PLENARY: Wilfried Hae	B1L-A JOINT PLENARY: Wilfried Haensch (IBM) Chr.: Adrian Ionescu Track: INVITED Joint Plenary (Room: ABCD)	INVITED Joint Plenary (Room: ABCI	(D)		
09:25-09:35		Best Paper Awards ESSCIRC/ESSDERC-2012	GIRC/ESSDERC-2012			
09:35-10:30	B2L-A JOINT PLENARY: Stefan Finkb	B2L-A JOINT PLENARY: Stefan Finkbeiner (Bosch) Chr. Franz Dielacher Track: INVITED Joint Plenary (Room: ABCD)	ck: INVITED Joint Plenary (Room: Al	BCD)		
10:30-10:50			Coffee Break + Exhibition	- Exhibition		
10:50-12:30	B3L-A RF Receivers and Front- ends Chr. Marc Borremans, Paul Muller Track: ESCIRC-Wireless & Wireline Communication Circuits & Systems	B3L-B Memories  Chr. Sykalın Clerc, Ralph Hasholzner Tradt: ESSCIRC-Processors, Memories & Interfaces	BBL-C Magnetic, Temperature and Pressure Sensors Chr. Hangeter Schmid, Wenner Brockherde Track: ESSCIRC-Sensors, Imagers & MEMs	B3L-D Frequency Synthesis Chr: Pletro Andreani, Jan Crois Track: ESSCIRC-RF & mm Wave	B3L-E ESSDERC Keynote: Vivo Badi (Mixtron) Chr: Raluca Muller Track: INVITED ESSDERC	
12:30-14:00			Lunch + Exhibition	hibition		
14.00.15.00	DAL A Emperime Devices	DAI D Description O Internation		DAT D Dolinhilling Account from	BALE ESSCIBO Komoto: B	
14:00-15:00	B4L-A <b>Emerging Devices</b> Chr: Francois Andrieu, Nadine	64L-6 Processing & Integration Chr: Per-Erik Hellström, Simon	Emerging Memories I	B4 L-D Kellability Aspects from Device to Circuit I	B4L-E ESSCIRC Reynote: B. Murman (Stanford Univ.)	
	Collaert	Deleonibus	Chr. Andrea L. Lacaita,	Chr: Paolo Pavan	Chr: Andrea Baschirotto	
	Track: ESSDERC-Advanced CMOS	Track: ESSDERC-Processing &	Dimitris Tsoukalas	Track: ESSDERC-Characterization,	Track: INVITED ESSCIRC	
	Devices	Integration	I rack: ESSUEKC-Advanced &	Keliability & Yield		
15:00-16:00	BSL-A <b>SI-based Devices</b> Chr: Maryline Bawedin Track: ESSDERC-Advanced CMOS Devices	B5L-B Silicon Doping Chr: Emmanuel Augendre Track: ESSDERC-Processing & Integration	Emerging Memories	B5L-D Reliability Aspects from Device to Circuit II Chr: Paolo Pavan Track: ESSDERC-Characterization,	BSL-E ESSCIRC Invited Session on Emerging Technology Chr: Edoardo Charbon	
16:00-16:30			Coffee Break + Exhibition	Feliability & Tield	ITACK: INVITED ESSUINC	
16:30-17:50	B6L-A Emerging MOS: Variability	B6L-B Nanowire Electronics	B6L-C Emerging Memories II	B61-D Application-specific	B61-F BF Transceiver Circuits	BEL-F CMOS Image Sensors
	& Defects	Chr: Costin Anghel, Elena Gnani	Chr. Kazunari Ishimaru, Olivier	Processors & Circuits	Chr. Jussi Ryynanen, Peter	Chr. Angel Rodriguez-
	Chr. Tibor Grasser, Ray Hueting	Track: ESSDERC-Emerging Non-	Thomas	Chr: Stefan Rusu, Marian Verhelst	Baltus	Vazquez, Johannes Solhusvik
	Track: ESSDERC-Modeling &	CMOS Devices & Technologies	Track: ESSDERC-Advanced &	Track: ESSCIRC-Processors,	Track: ESSCIRC-RF & mm	Track: ESSCIRC-Sensors,
	Simulation		Emerging Memories	Memories & Interfaces	Wave	Imagers & MEMs
18:00-19:00				ESSCIRC '14 TPC meeting	ESSDERC '14 TPC meeting	
20:00-24:00		-	Gala Dinner	nner	:	
		Invited Speaker C. Bu	ilucea: "Eastern Europe's Semicond	Invited Speaker C. Bulucea: "Eastern Europe's Semiconductor Technology - Recollections and Projections"	Projections"	

## Program at a Glance

Thursday, September 19 <sup>th</sup> , 2013	mber 19 <sup>th</sup> , 2013					
Time	Room A	Room B	Room C	Room D	Room C T	Room TM
09:00-09:55	C1L-A JOINT PLENARY: M. Maharbiz	C1L-A JOINT PLENARY: M. Maharbiz (UC, Berkeley) Chr. Liviu Goras Track: INVITED Joint Plenary (Room: ABCD)	: INVITED Joint Plenary (Room: ABCI	(Q		
09:55-10:50	C2L-A JOINT PLENARY: J. del Alamo	C2L-A JOINT PLENARY: J. del Alamo (MIT) Chr: Dan Dascalu Track: INVITED Joint Plenary (Room: ABCD)	O Joint Plenary (Room: ABCD)			
10:50-11:20			Coffee Break + Exhibition	Exhibition		
11:20-12:20	C3L-A More than Moore	C3L-B MEMS Devices and		C3L-D Advanced Characterization	C3L-E ESSCIRC Keynote: P.	
	Chr: Steve Hall, Ryoichi Ishihara	Technologies I		of Novel MOS FET Structures	Kinget (Columbia Univ.)	
	Track: ESSDERC-Emerging Non-	Chr: Mart Graef		Chr. Henryk Przewlocki, Gunnar	Chr: Peter Mole	
	CMOS Devices & Technologies	Track: ESSDERC-MEMS, Bio-		Malm	Track: INVITED ESSCIRC	
		sensors & Display Technologies		Track: ESSDERC-Characterization,		
12:20-14:00			Lunch + Exhibition	ibition		
14:00-15:00	C4L-A Analog II	C4L-B Oversampled ADCs I	C4L-C Millimeter-wave	C4L-D LED/LCD Drivers	C4L-E ESSDERC Keynote:	
	Chr: Boris Murmann, Hugo	Chr: Lucien Breems, Angelo	Circuits	Chr. Michiel Steyaert, Philip Mok	Kaustav Banerjee (UC, Santa	
	Veenstra	Nagari	Chr: Sven Mattisson, Peter	Track: ESSCIRC-Power	Barbara)	
	Track: ESSCIRC-Analog Circuits	Track: ESSCIRC-Data Converters	Kennedy	Management & Energy	Chr: Max Lemme	
			Track: ESSCIRC-Wireless &	Scavenging	Track: INVITED ESSDERC	
			Wireline Communication			
			Circuits & Systems			
15:00-16:00	C5L-A Analog III	C5L-B Oversampled ADCs II	C5L-C Wake-up Receivers	C5L-D Voltage Regulators and	C5L-E ESSDERC Invited	
	Chr: Peter Mole, Willy Sansen	Chr: Claudius Dan, Piero	Chr: Frank Op't Eynde, Jan	Energy Harvesting	Session II	
	Track: ESSCIRC-Analog Circuits	Malcovati	Craninckx	Chr. Marc Pastre, Patrick Reynaert	Chr: Gheorghe Brezeanu	
		Track: ESSCIRC-Data Converters	Track: ESSCIRC-Wireless &	Track: ESSCIRC-Power	Track: INVITED ESSDERC	
			Wireline Communication	Management & Energy		
			Cilcuits & systems	Scaveliging		
16:00-16:20			Coffee Break + Exhibition	Exhibition		
16:20-18:00	C6L-A VCOs and Dividers	C6L-B Circuits and Systems in		C6L-D Carbon-based Devices	C6L-E Emerging Memory	C6L-F MEMS Devices and
	Chr: Andrea Bevilacqua,	Emerging Technologies		Chr. Adrian Ionescu, Mircea	Modeling	Technologies II
	Alexandre Siligaris	Chr: Eugenio Cantatore, Thierry		Dragoman	Chr: Cristell Maneux, An De	Chr: Piotr Grabiec
	Track: ESSCIRC-RF & mm Wave	Taris		Track: ESSDERC-Carbon-based	Keetsgieter	Track: ESSDERC-MEMS, Bio-
		Track: ESSCIRC-Circuits &		Devices	Track: ESSDERC-Modeling &	sensors & Display
		Systems in Emerging			Simulation	Technologies
		Technologies				

## ORGANIZING COMMITTEES

Conference Chair Michael Neuhäuser

Infineon Technologies

Conference Vice-Chairs Corneliu Burileanu

University Politehnica of

Bucharest Ion Bogdan

Technical University of Iasi

ESSCIRC TPC Chairs Andrei Vladimirescu

Univ. of California at Berkeley & Institut Supérieur d'Electronique

*de Paris* Liviu Goras

Technical University of Iasi

ESSDERC TPC Chairs Dan Dascalu

IMT Bucharest

Adrian Mihai Ionescu Ecole Polytechnique Fédérale de Lausanne

ESSCIRC Tutorials Chair Andreia Cathelin

ST Microelectronics

Mircea Bodea

University Politehnica of

Bucharest

ESSCIRC Workshops Chair Sorin Cotofana

Delft University of

Technology
Claudius Dan

University Politehnica of

Bucharest

ESSDERC Tutorials Chair Florin Udrea

## ORGANIZING COMMITTEES

Cambridge University

ESSDERC WorkShops Chair Gheorghe Brezeanu

University Politehnica of

Bucharest

Communication Chair Stefan Rusu

Intel

ESSCIRC Guest Editors Stefan Rusu

Intel

Yann Deval

Universite de Bordeaux

ESSDERC Guest Editor Constatin Bulucea

Texas Instruments

Financial Chair Gabriela Trifu

Infineon Technologies

Romania

Sponsoring Chair Jihad Haidar

Infineon Technologies

Romania

Logistic Chair Mihai Blanaru

Infineon Technologies

Romania

Local Secretariat BDR Associates

#### STEERING COMMITTEE

Sorin Cristoloveanu (Chair) ENSERG-IMEP
Ralf Brederlow (Vice-Chair) Texas Instruments

Cor Claeys (Executive secretary) IMEC
Roberto Bez Micron

Klaas Bult Broadcom Corporation

Franz Dielacher Infineon

Athanasios Dimoulas NCSR Demokritos

Christian Enz CSEM

Stephen Hall Univ. of Liverpool
Kazunari Ishimaru Toshiba America Elect.

Comp.

Carlos Mazure SOITEC

Gaudenzio Meneghesso Univ. of Padova Doris Schmitt-Landsiedel TU Munich

Thomas Skotnicki STMicroelectronics
Hannu Tenhunen KTH Stockholm
Roland Thewes TU Berlin

#### ESSCIRC TECHNICAL PROGRAM COMMITTEE

Alvandpour Atila Linköping Univ.

Andreani Pietro Lund Univ.

Auer Mario TU Graz

Baltus Peter Eindhoven Univ.
Baschirotto Andrea Pavia Univ.
Begueret Jean Baptiste IMS Lab

Belot Didier STMicroelectronics

Berkhout Marco NXP

Bevilacqua Andrea *Padova Univ.*Birbas Alexis *Patras Univ.* 

Borot Bertrand STMicroelectronics

Borremans Marc ST Ericsson

Brederlow Ralf Texas Instrument

Breems Lucien NXP

Brockherde Werner Fraunhofer IMS
Bruun Erik TU Denmark
Bult Klaas Broadcom

Cam Luong Howard Hong Kong Univ.
Cantatore Eugenio Eindhoven Univ.

Castello Rinaldo Pavia Univ.

Cathelin Andreia STMicroelectronics
Chakraborty Sudipto Texas Instrument

Chandrakasan Anantha MIT

Charbon Edoardo

Clerc Sylvain STMicroelectronics

Craninckx Jan *IMEC*Crols Jan *Ansem* 

Dan Claudius

Dehaene Wim KU Leuven
Delgado-Restituto Manuel Seville Univ.

Demosthenous Andreas University College

London

DevalYannIMS LabDielacherFranzInfineonDubucDavidLAAS

DundarGunhanBogaziçi Univ.EllerveePeterTallinn Univ.EnzChristianCSEMFirat YaziciogluRefetIMEC

Flynn Michael

Gambini Simone

Holst Centre Gemmeke Tobias Gerfers Friedel Fribourg Univ. Gielen Georges KU Leuven González Jiménez José Luis CEA LETI Liviu TU lasi Goras Giuseppe **CSR** Gramegna Hagleitner Christoph **IBM** 

Halonen Kari

Haralabidis Nikos *Broadcom*Hasholzner Ralph *Intel* 

Helfenstein Markus GWF

Henderson Robert Edinburgh Univ.

Henzler Stephan Intel

Hong Zhiliang

Huang Qiuting ETH
Huisken Jos IMEC

Itoh Noboyuki Okayama Univ.

Kaiser Andreas ISEN
Kennedy Peter Cork Univ.
Kokubo Masaru Hitachi

Koli Kimmo *ST Ericsson*Kostamovaara Juha *Oulu Univ.*Larsson-Edefors Per *Chalmers Univ.* 

Leenaerts Domine NXP

Lian Yong Singapore National

Univ.

Liscidini Antonio Pavia Univ. Long John TU Delft

Loumeau Patrick

MakinwaKofiTU DelftMalcovatiPieroPavia Univ.MalobertiFrancoPavia Univ.ManoliYiannosFreiburg Univ.

Mark Michael Martineau Baudouin

Mattausch Hans Juergen Hiroshima Univ.

Mattisson Sven Ericsson

Mok Philip HonkKong Univ

Peter Intersil Mole Morche Dominique CEA LETI Moyal Miki Intel Muller Paul Mediatek Murmann **Boris** Stanford Univ. ST Ericsson Nagari Angelo Twente Univ. Nauta Bram Aachen Univ. Noll Tobias Op 't Eynde Frank Audax Tech

Palaskas Yorgos Intel
Papananos Yannis TU Athens

Papavassiliou Christos Imperial College

London

Pastre Marc

Pertijs Michiel TU Delft

Pfeiffer Ullrich Wuppertal Univ.

PiguetChristianCSEMPinedaJoseNXPPribylWolfgangTU Graz

QuayRüdigerFraunhofer IAFRadulovGeorgiEindhoven Univ.Redman-WhiteBillSouthampton Univ.

Reynaert Patrick KU Leuven

Rodriguez- Angel Seville Univ.

Vazquez

Rothermel Albrecht *Ulm Univ.*Rusu Ana *KTH*Rusu Stefan *Intel* 

Ryynänen Jussi Aalto Univ. Sansen Willy KU Leuven

Sawan Mohammad Polytech Montreal Schmid Hanspeter Northwestern Univ.

Schmitt-Landsiedel Doris TU Munich

Scuderi Antonino STMicroelectronics Yeo Kiat Seng Nanyang Univ. Siligaris Alexandre CEA LETI Lund Univ. Henrik Sjöland Smith SMSC Doug Solhusvik **Johannes Aptina** 

Spiridon Silvian

Staszewski Bogdan
Steyaert Michiel KU Leuven
Sundström Lars Ericsson
Svelto Francesco Pavia Univ.

Tanzawa Toru

TarisThierryIMS LabTenhunenHannuKTHThewesRolandTU BerlinTieboutMarcInfineon

Trontelj Janez *Ljubljana Univ.*Van Tuijl Ed *Twente Univ.*Veenstra Hugo *Philips* 

Verhelst Marian

Visan Traian Infineon

Vladimirescu Andrei Berkeley Univ.

Wambacq Piet IMEC

Wicht Bernhard

Wiesbauer Andreas *Infineon* 

Ytterdal Trond *Norwegian Univ.*Zhang Yue Ping *Nanyang Univ.* 

Zheng Li-Rong KTH

Zimmermann Horst TU Vienna

Zito Domenico

## WELCOME TO BUCHAREST

The city of Bucharest is the capital of Romania and its most important cultural, business and financial center. A young and dynamic city, Bucharest has an eclectic architecture, which provides a view into its history. A mixture of medieval, neoclassical and Art Nouveau buildings, the city center also boasts recently built contemporary structures such as skyscrapers and office buildings. The city's majestic architecture and the sophistication of its elite earned Bucharest the nickname of "Little Paris" at the beginning of the 20th century.

Bucharest is easily accessible from all major European cities and with only one-stop connections from Asia and the Americas. The city benefits from a modern international airport and an extensive public transport system that is one of the largest in Europe.

Romania is the largest country in southeastern Europe and a member of the European Union since January 2007. The country is best known worldwide for its beautiful natural land-scapes and UNESCO Heritage sites, such as The Danube Delta, the Monasteries of Moldova and the Transylvanian medieval cities. Also known as the mysterious land of the Legend of Dracula, Romania is a whole of fascinating experiences where Authentic, Natural and Cultural are the words that best capture its essence and make up an intriguing country rich in history, arts and scenic beauty.



## CONFERENCE VENUE

The conference will be hosted in the upscale JW Marriott Bucharest Grand Hotel conveniently situated downtown. Inaugurated in 2000, the hotel exudes an essence of European elegance and comfort, providing excellent facilities for any large-scale event. The convention center includes 12 reconfigurable rooms adding up to a total of 2044 m2. The hotel is located next to the Parliament Palace, the largest building in Europe and the second largest in the world, right after the Pentagon.



## Reaching "JW Marriott Bucharest Grand Hotel" by plane (approximately 1 hour):

When you arrive at Bucharest-Henri Coandă International Airport take the express Line 783 for 16 stations (aprox. 40 min) and get off at "Piaţa Unirii".

Then take the 385 bus for 6 bus stops (approx. 15 min) and get off at "Piaţa Arsenalului".

## CONFERENCE VENUE

## Reaching "JW Marriott Bucharest Grand Hotel" from Downtown (approximately 30 minutes):

From "Universitate" bus stop (direction "Grădina Cişmigiu") take:

- bus 601, 163, 336 or
- trolleybus 61, 66, 69, 70, 85, 90, 91, 92.

Get off at "Grădina Cişmigiu"

Walk for 5 minutes to the "Elie Radu" bus station (near "Izvor" metro station). Take bus 385.

Stop at "Piața Arsenalului"



## CONFERENCE INFORMATION

#### LANGUAGE

The official language of the Conference is English

#### **W**EBPAGES

ESSCIRC 2013 webpage: www.esscirc2013.imt.ro ESSDERC 2013 webpage: www.essderc2013.imt.ro

#### NAME BADGES

All participants and accompanying persons are asked to wear their name badges in a visible place. Entrance to sessions is restricted to registered delegates only. Entrance to meeting halls and exhibition areas are granted to badge holders.

#### SPEAKERS BRIEFING

Authors should meet their chairperson in the session room 15 minutes ahead the respective sessions.

#### INTERNET ACCESS

Wireless internet access will be available at the conference venue without charge.

#### Conference Proceedings

All participants will receive an USB stick containing the accepted papers for both ESSCIRC and ESSDERC.

### BEST PAPER AWARD

Papers presented at the conferences will be considered for the Best Paper Award and for the best "Young Scientist" Paper Award. The selection will be based on the results of the paper selection process and the judgment of the chairmen. Award delivery will take place at ESSCIRC/ ESSDERC 2014.

#### INSURANCE DISCLAIMER

Participants are responsible for their own insurance. The organizers cannot take responsibility for any accident, loss or damage to participants or their property during the event.

#### COMPLAINTS

While we hope that your time at the conference is enjoyable, if you encounter a problem during your stay, please report it to the registration desk as soon as possible. The conference team will make every effort to rectify the issue.

## **CONFERENCE OVERVIEW**

The aim of ESSCIRC conferences is to provide an annual European forum for the presentation and discussion of recent advances in solid-state devices and circuits. ESSCIRC and ESSDERC (sister conference) are governed by a single Steering Committee. The increasing level of integration for system-on-chip design made available by advances in silicon technology is stimulating more than ever before the need for deeper interaction among technologists, device experts and circuits and system designers. While keeping separate Technical Program Committees, ESSCIRC and ESSDERC will share Plenary Keynote Presentations and Joint Sessions bridging both communities. Attendees registered for either conference are encouraged to attend any of the scheduled parallel sessions.

#### THEMES OF THE CONFERENCE

#### **ANALOG CIRCUITS**

Amplification stages, Power amplifiers for audio, CT and DT filters, SC circuits, Comparators, Nonlinear circuits, Voltage/current references, HV circuits

### **DATA CONVERTERS**

Nyquist rate converters, Oversampled ADC and DAC, Sample-Hold circuits, ADC and DAC calibration/error correction circuits, Adaptative and smart data converters

#### RF AND MM WAVE

RF/IF/analog baseband circuits, LNAs, Mixers, Power Amplifiers, IF amplifiers, Power detectors, Modulators/demodulators, VCOs, PLLs, Frequency synthesizers, Frequency dividers, Integrated passive components

## WIRELESS AND WIRELINE COMMUNICATION CIRCUITS AND SYSTEMS

Receivers/transmitters/transceivers for wireless systems, Base station and handsets, Advanced modulation systems, TV/radio/satellite receivers, Radars

### Sensors, Imagers and MEMs

Sensor subsystems and interfaces, Accelerometers, Temperature sensing, Imaging and smart imaging chips, AMOLED, MEMs subsystems, RF MEMs

## CONFERENCE OVERVIEW

#### **DIGITAL CIRCUITS**

Digital circuit techniques, I/O and inter-chip communication, Reconfigurable digital circuits, Clocking, Arithmetic building blocks

### PROCESSORS, MEMORIES AND INTERFACES

Memories, Microprocessors, DSPs, Gigabit serial links, Clock and data recovery, Equalization, Memory interfacing, Bus interfacing, Multi-rate ICs

## BIO-MEDICAL AND BIO-ELECTRONIC CIRCUITS AND SYSTEMS

Implantable electronic ICs, Bio-electronic integrated systems, Bio-medical imagers, Bio-MEMs integrated systems, Lab-on-chip, Wireless body area networks

#### CIRCUITS & SYSTEMS IN EMERGING TECHNOLOGY

Digital, analog and mixed-signal circuits using emerging devices such as: Multigate MOSFETs, FinFETs, Flexible electronic components, Organic transistors, Nanowires/nanotubes, Quantum devices

#### POWER MANAGEMENT AND ENERGY SCAVENGING

Energy transducers, Power regulators, DC-DC converters, LDOs, Boost converters, Buck converters, LED drivers, Sequencers and supervisors, Green circuits

## MEALS AND REFRESHMENTS

All meals and refreshments will be served, for all the attendees, at scheduled times during the conference program, in Foyer Grand Ballroom and Restaurants (Cucina, Champions and JW Stakehouse)

#### SOCIAL PROGRAM

## WELCOME RECEPTION, TUESDAY, SEPT. 17TH

The Welcome Reception will take place on Tuesday evening at Athenee Palace Hilton, downtown Bucharest.

Transportation to the location will be provided. Bus departure from the conference venue (JW Marriott Bucharest Grand Hotel) will be at 19:00.

Return will be at 23:00 to conference venue (JW Marriott Bucharest Grand Hotel).



## MEALS AND REFRESHMENTS

### GALA DINNER, WEDNESDAY, SEPT. 18TH

The Gala dinner will be served on Wednesday evening at Ştirbey Palace.

Transportation to the location will be provided. Bus departure from the conference venue (JW Marriott Bucharest Grand Hotel) will be at 19:00.

Return will be from 23:00 to 24:00 to conference venue (JW Marriott Bucharest Grand Hotel).



## EXECUTIVE ROUND TABLE

The goal of the executive round table "Europe as Engine of Innovation in the Semiconductor Area" is to emphasize the strength and sustainability of the semiconductor industry in Europe. The choice of the event which embeds this plenary panel is far from being neutral; ESSCIRC-ESSDERC is the major meeting point of the semiconductor scientists in Europe. The distinguished panelists are (in alphabetical order):

- Jo De Boeck, Senior Vice President and Chief Technology Officer, IMEC, Belgium
- · Thierry Collette, Vice President, LETI, France
- Philippe Magarshack, Executive Vice President, STMicroelectronics, France
- Lothar Pfitzner, Head of Semiconductor Manufacturing, Fraunhofer, Germany
- Reinhard Ploss, Chief Executive Officer, Infineon Technologies, Germany
- Hans Rijns, Chief Technology Officer, NXP Semiconductors, The Netherlands
- Andreas Wild, Executive Director, ENIAC Joint Undertaking, Belgium

The round table will be moderated by Andreia Cathelin, Senior Member of the Technical Staff, STMicroelectronics Crolles, and Jihad Haidar, Vice President and Managing Director, Infineon Technologies Romania.

## Automotive electronics and energy efficiency

#### Dr. Reinhard Ploss, CEO Infineon

- 1. Semiconductors at the service of higher safety, more comfort, and low emission mobility (e.g. increased semiconductors in car for energy efficiency in engine, safety and body);
- Semiconductors at the service of reduced emissions and a more efficient energy usage in the modern society (e.g. semiconductors in energy supply chain for higher efficiency);
- 3. What technologies are in place for different power/frequency/temperature etc... levels (e.g. Power Technologies roadmap, new materials etc.);
- 4. Innovation on technology (FE and BE) required to tackle the future challenges/bottleneck (our Power300 with thin wafer, new packages, system oriented thinking, etc.);
- 5. Examples with applications in automotive (Electric car) or Energy Grid showing the end user benefits (this can refer to components and/or technologies from Infineon).
- **Dr. Reinhard Ploss** joined Siemens/Infineon in 1986, working in Munich as a process engineer with focus on chip manufacturing.

In 1992 he moved on to Villach, Austria, where he started in chip manufacturing and took over the position as Head of Technology in 1993. He returned to Munich in 1996 and took charge of the Power Semiconductor Business Unit, focusing on development and manufacturing. In 1999, Dr. Reinhard Ploss was appointed Head of the Industrial Power Business Unit as well as President of eupec GmbH Co. KG, a subsidiary of Infineon.

In 2000, Dr. Reinhard Ploss took over as President of the Automotive & Industrial Business Group of Infineon. From 2005 on, he held responsibility for manufacturing, development and operational management in the Automotive, Industrial & Multimarket Business Group.

In June 2007, Dr. Reinhard Ploss was appointed to the Management Board of Infineon, with responsibilities for manufacturing activities. In addition, he became Labor Director and Head of Research & Development. He remains responsible for these three areas to the present day.

Since October 1, 2012, Dr. Reinhard Ploss is Chief Executive Officer of Infineon Technologies AG.

## FinFETs: Technology and Circuit Design Challenges

#### Witek Maszara, GLOBALFOUNDRIES

It took quarter of a century for multi-gate transistor to make it from first demonstration in research to a product – 22nm technology node microprocessor in 2012. FinFETs offer superior performance over incumbent planar devices due to their significantly improved electrostatics. FinFET technology faced two key barriers to their implementation in products: demanding process integration and its significant impact on layout and circuit design methodology. In this paper we focus on challenges and tradeoffs in both of these areas. Fin shape, pitch, isolation, doping, crystallographic orientation and stressing as well as device parasitics, performance and patterning approaches will be discussed. Implementation of high mobility materials for finFET devices will also be briefly reviewed as well as design challenges for logic and SRAM circuits.

Witold (Witek) P. Maszara has received MS degree in Electronics from Technical University of Wroclaw, Poland, and PhD degree from University of Kentucky in EE. Coauthor of 100+ papers, author of over 50 invited talks and seminars, and over 60 patents in the field of microelectronics. Served as Technical Program Chair and General Chair of IEEE International SOI Conference. Chair of IEEE IEDM's Subcommittee for Integrated Circuits and Manufacturing . Currently serving on technical committees for IEDM and VLSI Symposium on Technology. Member of advisory boards for Semiconductor Research Corporation, Sematech, National Science Foundation, IMEC (Belgium) and INMP (Stanford U.) for broad range of semiconductor technology programs. Current areas of interest: CMOS logic technology, dense embedded memory and integrated photonics for deep submicron CMOS applications. He is presently employed at GLOBALFOUNDRIES as Principal Member of Technical Staff. Currently manages GLOBALFOUNDRIES Exploratory Research for 7nm technology node and beyond, covering Device, Interconnect, Memory and Photonics research.

#### Carbon Electronics - what can we do with it?

#### Wilfried Haensch, IBM

The slowdown of scaling intensified the search for the "next switch". The dream is, of course, to find a new switching element that can replace the conventional transistor. Preferably without any change of the existing infra-structure - new materials and fabrication methods would be tolerated. Due to its superb thermal and electrical transport properties carbon in form of graphene or carbon nanotubes (CNTs) is considered as a natural successor of the current available technology solutions in the digital and RF space. In both, graphene and CNTs, devices can be build that resemble very closely the existing device structures and would therefore fit into the existing technology ecosystem without major interruptions. However, graphene and CNT based device technologies come with their own challenges that have to be overcome to insert them into a technology. I will discuss current progress in graphene and CNT device research and will provide insight in possible application spaces for these materials. A brief outlook is given on how graphene could be used for none conventional device architecture solutions.

Wilfried Haensch received his Ph.D. in 1981 from the Technical University of Berlin, Germany in the field of theoretical solid state physics. He started his career in Si technology 1984 at SIEMENS corporate research Munich. There he worked on high field transport in MOSFETs. In 1990 he joined the DRAM alliance between IBM and SIEMENS to develop guarter micron 64M DRAM. From there he moved in 1996 to INFINEON's manufacturing facility in Richmond VA to be involved in the production of various generations of DRAM. In 2001 he joint IBM TJ Watson Research Center to lead a group for novel devices and applications. In this function he was responsible for the exploration of device concepts for 15nm node and beyond, new scaling concepts for memory and logic circuits, including 3D integration. He is currently responsible for post CMOS device solution and Si technology extensions. This includes carbon electronics for RF and digital applications and optical and electrical material properties of graphene and carbon nano tubes. He is the author of a text book on transport physics and author/co-author of more than 100 publications. He was awarded the Otto Hahn Medal for outstanding Research in 1983. He was named IEEE Fellow in 2012.

## Nanometer-scale InGaAs Field-Effect Transistors for THz and CMOS technologies

#### Jesus A. del Alamo, MIT, USA

Integrated circuits based on InGaAs Field Effect Transistors are now widely used in the RF front-ends of smart phones and other mobile platforms, wireless LANs, high data rate fiber optic links and many defense and satellite communication systems. InGaAs ICs are also under intense research for new millimeter-wave applications such as collision avoidance radar and gigabit WLANs. In the last few years, as Si CMOS faces mounting difficulties to maintain its historical scaling path, InGaAs-channel MOSFETs have emerged as a credible alternative for mainstream logic technology capable of scaling to the 10 nm node and below. To get to this point, fundamental technical problems had to be solved though there are still many challenges that need to be addressed before the first non-Si CMOS technology becomes a reality. The intense research that this exciting prospect is generating will also reinvigorate the long march of InGaAs FETs towards the first true THz electronics technology. This talk will review progress and challenges of InGaAs-based FET technology for THz and CMOS.

Jesus A. del Alamo obtained a Telecommunications Engineer degree from the Polytechnic University of Madrid in 1980 and MS and PhD degrees in Electrical Engineering from Stanford University in 1983 and 1985, respectively, From 1985 to 1988 he was with NTT LSI Laboratories in Atsugi (Japan) and since 1988 he has been with the Department of Electrical Engineering and Computer Science of Massachusetts Institute of Technology where he is currently Donner Professor and MacVicar Faculty Fellow. His current research interests are centered on nanoelectronics based on compound semiconductors. He is also investigating the potential of online laboratories for science and engineering education. Prof. del Alamo was an NSF Presidential Young Investigator. He is a member of the Royal Spanish Academy of Engineering and Fellow of the IEEE. He currently serves as Editor of IEEE Electron Device Letters.

## MEMS for automotive and consumer electronics

#### Stefan Finkbeiner, Bosch

MEMS, tiny micro-electro-mechanical systems that function as miniature machines, are showing up in all facets of our daily lives — Established in Automotive applications since almost 30 years, they can be found today predominantly in smartphones, tablets, cameras, laptops, video games! Your favorite consumer product likely contains more than a half-dozen MEMS. From accelerometers and gyroscopes that 'interpret' motion into the digital realm, to magnetic compasses, pressure sensors and MEMS microphones, MEMS sensors have dramatically improved the user experience with electronic devices.

Some of the addressed aspects:

- Current MEMS sensor context in smartphones & automotive.
- Evolution of use cases introduction of new sensor types and addressing of new applications.
- The concept of Application Specific Sensor Nodes (ASSN's).
- How will the IoT emerging market impact or will be impacted by sensor node developments.

CEO and General Manager of Bosch Sensortec GmbH, **Dr. Stefan Finkbeiner** was born in 1966 in Freudenstadt, Germany. He received his Diploma in Physics from the University of Karlsruhe in 1992. He then studied at the Max-Planck-Institute in Stuttgart and received his PhD in Physics from the University of Stuttgart in 1995.

Dr. Finkbeiner joined Robert Bosch GmbH in 1995 and has been working for more than 17 years in different positions related to the research, development, manufacturing, and marketing of sensors. Senior positions at Bosch have included Director of Marketing for sensors, Director of Corporate Research in microsystems technology, and Vice President of Engineering for sensors.

Before joining Bosch Sensortec GmbH end of 2012 as CEO and General Manager he was the CEO of Akustica, a Bosch Group company which develops MEMS microphones for consumer electronics applications and is located in Pittsburgh, PA, USA.

# Cyborg insects and other things: building interfaces between the synthetic and the multicellular

### M. Maharbiz, University of California Berkeley

**Michel M. Maharbiz** is an Associate Professor with the Department of Electrical Engineering and Computer Science at the University of California, Berkeley.

He received his Ph.D. from the University of California at Berkeley for his work on microbioreactor systems under Professor Roger T. Howe (EECS) and Professor Jay D. Keasling (ChemE). His work led to the foundation of Microreactor Technologies, Inc. which was acquired in 2009 by Pall Corporation. From 2003 to 2007, Michel Maharbiz was an Assistant Professor at the University of Michigan, Ann Arbor. He is the co-founder of Tweedle Technologies, Cortera Neurotech and served as vice-president for product development at Quswami, Inc. from July 2010 to June 2011.

Prof. Maharbiz is a Bakar Fellow and was the recipient of a 2009 NSF Career Award for research into developing microfabricated interfaces for synthetic biology. His group is also known for developing the world's first remotely radio-controlled cyborg beetles. This was named one of the top ten emerging technologies of 2009 by MIT's Technology Review (TR10) and was in Time Magazeine's Top 50 Inventions of 2009. Dr. Maharbiz has been a GE Scholar and an Intel IMAP Fellow. Professor Maharbiz's current research interests include building micro/nano interfaces to cells and organisms and exploring bio-derived fabrication methods. Michel's long term goal is understanding developmental mechanisms as a way to engineer and fabricate machines.

## **ESSCIRC PLENARY TALKS**

## **Compressed Sensing**

#### **Emmanuel Candès, Stanford University**

Emmanuel Candès is the Barnum-Simons in Mathematics and Statistics, and a Professor of Electrical Engineering (by courtesy) at Stanford University. He received his Ph.D. degree in statistics from Stanford in 1998. His research interests are in computational harmonic analysis, statistics, information theory, signal processing and mathematical optimization. He received several awards including the Alan T. Waterman Award — the highest honor bestowed by the National Science Foundation which recognizes the achievements of scientists who are no older than 35, or not more than seven years beyond their doctorate. He has given over 50 plenary lectures at major international conferences.

## Scaling analog and RF circuits

#### Peter R. Kinget, Columbia University

CMOS technology scaling has fueled tremendous progress in electronics and has brought about system-on-chip (SoC) products with a broad impact on society and economy. Technology scaling is very beneficial to increase the performance and density for digital signal processing, computation and memory. Analog circuits remain the critical interfaces to connect the digital cores of SoCs to the physical world and need to satisfy increasing performance demands. At the same time, designing analog functions with scaled devices and reducing supply voltages is getting progressively harder. Meeting more stringent performance requirements with poorer analog devices makes the task of the analog designer very challenging and interesting. We will review scaling challenges for analog circuit performance (Power, SNR, BW, Area) and contrast them to digital circuit scaling. We will further discuss design paradigms that address analog circuit scaling, including mixed-domain analog techniques. Recent examples illustrating the state of the art will be reviewed and prospects for future opportunities will be discussed.

Peter R. Kinget received the engineering and Ph.D. degrees in electrical engineering from the Katholieke Universiteit Leuven, Belgium, in 1990 and 1996, respectively. From 1996 to 1999 he was a Member of Technical Staff at Bell Laboratories, Murray Hill, NJ. From 1999 to 2002 he held various technical and management positions in IC design and development at Broadcom, CeLight and MultiLink. He joined the faculty of the

## **ESSCIRC PLENARY TALKS**

Department of Electrical Engineering, Columbia University, NY in 2002 where he currently serves as a Professor. He is also a consulting expert on patent litigation and a technical consultant to industry.

His research interests are in analog, RF and power integrated circuits and the applications they enable in communications, sensing, and power management. He is widely published in journals and conferences, has co-authored 3 books and holds 11 US patents. Dr. Kinget is a Fellow of the IEEE. He has been a "Distinguished Lecturer" for the IEEE Solid-State Circuits Society and an Associate Editor of the IEEE Journal of Solid State Circuits and the IEEE Transactions on Circuits and Systems II. He has served on the Technical Program Committees of the IEEE Custom Integrated Circuits Conference, the Symposium on VLSI Circuits, the European Solid-State Circuits Conference, and the International Solid-State Circuits Conference. He is currently an elected member of the IEEE Solid-State Circuits Society Adcom and a member of the Board of the Armstrong Memorial Research Foundation.

He is a co-recipient of the "Best Student Paper Award - 1st Place" at the 2008 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium; of the "First Prize" in the 2009 Vodafone Americas Foundation Wireless Innovation Challenge; of the "Best Student Demo Award" at the 2011 ACM Conference on Embedded Networked Sensor Systems (ACM SenSys); of the "2011 IEEE Communications Society Award for Advances in Communication" for an outstanding paper in any IEEE Communications Society publication in the past 15 years; and of the "First Prize (\$100K)" in the 2012 Interdigital Innovation Challenge (I2C).

## Digitally-assisted data converter design

### **Boris Murmann, Stanford University**

Modern CMOS technologies provide digital signal processing capabilities at high integration density and low energy per operation. Hence, expending digital signal processing to enhance performance-limiting analog building blocks has become a widely explored paradigm in modern ICs. In this talk, I will review the state-of-the-art in digitally assisted data converter design. The presentation will review the progress made over the past decade, evaluate the future prospects, and speculate about opportunities for long-term paradigm shifts.

**Boris Murmann** joined the Department of Electrical Engineering, Stanford, CA in 2004, where he currently serves

# ESSCIRC PLENARY TALKS

as an Associate Professor. He received the Ph.D. degree in electrical engineering from the University of California at Berkeley in 2003. From 1994 to 1997, he was with Neutron Mikrolektronik, Germany, where he developed low-power and smart-power ASICs in automotive CMOS technology. Dr. Murmann's research interests are in the area of mixed-signal integrated circuit design, with special emphasis on data converters and sensor interfaces. In 2008, he was a co-recipient of the Best Student Paper Award at the VLSI Circuits Symposium in 2008 and a recipient of the Best Invited Paper Award at the IEEE Custom Integrated Circuits Conference (CICC). He received the Agilent Early Career Professor Award in 2009 and the Friedrich Wilhelm Bessel Research Award in 2012. He currently serves as an Associate Editor of the IEEE Journal of Solid-State Circuits, the Data Converter Subcommittee Chair of the IEEE International Solid-State Circuits Conference (ISSCC) and as a program committee member of the European Solid-State Circuits Conference (ESSCIRC). He is an elected AdCom member of the IEEE Solid-State Circuits Society.

# ESSCIRC TUTORIALS

### Monday, Sept. 16, 2013

### All tutorials are "Full-Day"

### **Circuit Design for Automotive**

#### Organizer:

#### Franz Dielacher, Infineon

This tutorial day is dedicated to automotive electronics, encompassing the high voltage and high power technologies, complex system developments and robust circuit design required for automotive applications.

In the first presentation Herman Casier a retired engineering fellow from AMI Semiconductor will give a comprehensive overview on automotive- specific requirements and their impact on circuit design. The next two presentations will discuss design aspects for automotive applications. Bernhard Wicht from University Reutlingen will talk about smart-power IC's in high-voltage BiCMOS technologies and Dirk Hammerschmidt from Infineon will focus on integrated sensor design. The fourth paper will be presented by Jean-Michel Redouté from University Monash and will describe a structured approach to EMI resistant IC design. In the final presentation Georges Gielen from KU-Leuven will talk about modeling and design of analog circuits and how to make sure that they will function robust und reliable under all circumstances over the entire lifetime of the car.

#### **Programme:**

8.45 - 9.00	Opening
9.00 - 10.00	"Electronic circuits in an automotive
	environment" - Herman Casier, Consultant details
10.00 - 11.00	
10.00 - 11.00	"Automotive Smart Power IC Design" -
	Bernhard Wicht, Uni Reutlingen details
11.00 - 11.30	Morning coffee break
11.30 - 12.30	"Integrated Sensors for Automotive Safety
	Applications" - Dirk Hammerschmidt, Infineon
	details
12.30 - 14.00	Lunch break
14.00 - 15.00	"A structured approach to EMI resistant IC
	design" - Jean-Michel Redouté, Monash

University, Australia details

# **ESSCIRC TUTORIALS**

15.00 - 16.00 "Modeling and design of robust analog circuits" - Georges Gielen, KU Leuven, Belgium details
 16.00 - 16.30 Afternoon coffee break
 16.30 - 17.00 Wrap-up

### **Frequency Synthesis**

#### Organizer:

#### R. Bogdan Staszewski, TU Delft

Frequency synthesizers are an integral part of all modern electronic devices, such as wireless/wireline communication and computational systems. This series of six tutorials cover various aspects of frequency synthesis ranging from RF to millimeter-wave frequencies, and for a wide range of applications: from mobile handsets and ultra low power nodes to basestation and microwave infrastructure.

#### Programme:

8.45 - 9.00	Opening
9.00 - 10.00	"Introduction and Landscape of Advanced
	Frequency Synthesizers" - R. Bogdan
	Staszewski, TU Delft details
10.00 - 11.00	"Frequency Synthesis for VSAT/P2P" -
	Domine Leenaerts, NXP details
11.00 - 11.30	Morning coffee break
11.30 - 12.30	"Ultra-low power PLL design for energy-
	efficient wireless applications" - Liu Yao-
	Hong, IMEC Holst Center details
12.30 - 14.00	Lunch break
14.00 - 15.00	"Flexible Clock Generation with Low Phase
	Error at High Power Efficiency" - Eric
	Klumperink, University Twente details
15.00 - 16.00	"Low-Voltage Transformer-Based CMOS
	VCOs and Frequency Dividers" - Howard
	Luong, Hong Kong University of Science and
	Technology details
16.00 - 16.30	Afternoon coffee break
16.30 - 17.30	"Integrated RF and mmWave CMOS Voltage
	Controlled Oscillators" - Andrea Mazzanti,
	University of Pavia details
17.30 - 18.00	Wrap-up

### **ESSCIRC TUTORIALS**

### **Design solutions in nm CMOS**

#### Organizer:

#### Andreia Cathelin, STMicroelectronics

This full day tutorials event addresses several of today's hot topics for the analog and RF designer: RF N-path filter design techniques, zero-energy smart sensor nodes, efficient time-interleaved analog to digital converters, low-power power converter design techniques and finally 3D heterogeneous integration by near field coupling. Distinguished professors from 3 continents will provide comprehensive high-level presentations, permitting to the audience to get good insight and major key points on the chosen topics.

8.45 - 9.00:	Opening
9.00 - 10.00	"RF channel filtering: a revival of N-Path
0.00	filters in Nanometer CMOS?" - Bram Nauta.
	Professor & Chair IC Design, University of
	Twente, The Netherlands details
10.00 - 11.00	"Zero-Energy Smart Sensor Nodes" - Jan M.
10.00	
	Rabaey, Donald O. Pederson Distinguished
	Professor, University of California at Berkeley
	details
11.00 - 11.30	Morning coffee break
11.30 - 12.30	"Efficient Time-Interleaved Analog-to-Digital
11.30 - 12.30	
	Converters" - Borivoje Nikolic, Professor,
	University of California, Berkeley details
12.30 - 14.00	Lunch break
14.00 - 15.00	"Low-Power Power Converter Design
	•
	Techniques" - Philip Mok, Professor, Hong
	Kong Univ. of Sci. & Tech. (HKUST), Hong
	Kong details
15.00 - 16.00	"3D Heterogeneous Integration by Near Field
	Coupling" - Tadahiro Kuroda, Professor,
	Electrical Engineering, Keio University, Japan
	details
16.00 - 16.30	Afternoon coffee break
16.30 - 17.00	
10.30 - 17.00	Wrap-up

### Friday, Sept. 20, 2013

# Potential of Eastern European Countries in Key Enabling Technologies

### Organizer:

Ion Bogdan, TU Iasi, Romania

#### Full day Workshop (9:00 – 18:00)

The aim of the workshop is to offer scientists form East European countries an opportunity to meet and to present, on the occasion of ESSCIRC/ESSDERC, the main directions of research in the domain of microelectronics in their regions/countries. A special presentation will be made by Dr. Andreas Wild, executive manager of ENIAC JU. The speakers come from most of the East European countries and represent reputed research institutions and universities. The presentations and the discussions that will follow will reveal state-of-the-art of the research in East European countries and are intended to open new ways for a stronger cooperation between scientists working in the semiconductor domain.

#### Speakers at the workshop:

- Andreas Wild, Executive Director of the ENIAC Joint Undertaking
- Anelia Pergoot, ZMD Eastern Europe, Bulgaria
- Ion Tighineanu, Academy of Science, Moldova Republic
- Piotr Grabiec: Instytut Technologii Elektronowej (ITE), Warsaw
- Raluca Müller, National Institute for R&D in Microtechnologies (IMT Bucharest), Romania
- Aleksandr Korotkov, Sankt Petersburg State Polytechnical University, Russia
- Valentin Turin, TCAD- Educational and Research Lab. in Micro- and Nanoelectronics State University ESPC, Orel, Russia
- Volkan Ozguz, Nanotechnology Research and Application Center, Sabanci University, Turkey
- Istvan Barsony, Institute of Technical Physics and Materials Science, MFA, Budapest, Hungary

- Peeter Ellervee, Tallin University of Technology, Estonia
- Daniel Donoval, Slovak University of Technology, Bratislava, Slovakia
- Ashkhen Yesayan, Institute of Radiophysics and Electronics, NAS, Armenia

# MOS-AK Compact Modeling Workshop Organizers:

Wladek Grabinski, MOS-AK Group, and Prof. Andrei Vladimirescu, R&D Scientific Coordinator Full day Workshop (9:00 – 18:00)

### Par4CR Workshop on Cognitive Radio

#### Organizer:

Peter Baltus, TU Eindhoven, The Netherlands

#### Full day Workshop (9:00 - 18:00)

By the year 2020, mobile and wireless communications will play a central role in all aspects of European citizen's lives. Realization of this vision demands a major shift from the current concept of "anywhere - anytime" to a new paradigm of "any network - any device", with relevant content and context in a secure and trustworthy manner.

As more devices "go wireless" and human wireless networks proliferate at unprecedented speed more bandwidth and better use of the RF spectrum will be required to avoid future "wireless traffic jams". In this context the realization of cognitive radio (CR) is essential to meet the requirements of future wireless communication infrastructures. Software defined radio (SDR) should be a step on the path towards CR. For these reasons the European Universities and Industrial Companies organized a partnership in order to develop software defined radio architecture toward cognitive radio (Par4CR). This project is funded by EU and organized in the frame of Industry-Academia Partnerships and Pathways (IAPP). Par4CR brings together a consortium of seven major European players to perform a joint research programme and exchange knowledge on technologies crucial for the development of software defined radio and cognitive radio. The seven partners are from industry: NXP Semiconductors, France; IMST GmbH, Germany;

Catena Holding, the Netherlands and Sweden, and from academia: Eindhoven University of Technology, the Netherlands; ESIEE, France; TNO, the Netherlands and Institute of Electron Technology, ITE, Poland.

In the workshop final results from the Par4CR project will be presented together with views on the subject from leaders in this field. The workshop will present the last scientific results from the Par4CR project on different subjects related to the Cognitive Transceivers Technologies, including signal conversion, digital signal processing technologies, RF front-end and antenna design.

# FP7 Variability and Reliability Showcase Organizer:

Asen Asenov, U Glasgow, UK, and Antonio Rubio, UPC Barcelona, Spain

Full day Workshop (9:00 - 18:00)

### i-RISC Workshop on Innovative Reliable Chip Designs from Unreliable Components

#### Organizers:

Valentin Savin, CEA LETI, Grenoble, France, and Sorin Cotofana, TU Delft, The Netherlands

### Full day Workshop (9:00 - 18:00)

The ongoing miniaturization of data processing and storage devices and the imperative of low-energy consumption can only be sustained through low-powered components. However, lower supply voltages combined with variations in technological process of emerging nanoelectronic devices make them inherently unreliable. As a consequence, the nanoscale integration of chips built out of unreliable components has emerged as one of the most critical challenges for the next-generation electronic circuit design. To make such nanoscale integration economically viable, new solutions for efficient and fault-tolerant data processing and storage must be investigated.. Workshop Purpose: The i-RISC Workshop addresses the problem of reliable computing with unreliable components, which is a crucial issue for the long-term development of computing technology. The Workshop main goal is to explore the synergistic utilization of information and coding theory and techniques, traditionally utilized to improve the

reliability of communication systems, and circuit and system theory and design techniques in order to create reliable/predictable hardware. The aim is to enable the development of innovative fault-tolerant solutions at both circuit- and system-level that are fundamentally rooted in mathematical models, algorithms, and techniques of information and coding theory.

# In the Quest for Zero Power: Enabling Smart Autonomous System Applications

#### Organizer:

Adrian Ionescu, EPFL, Switzerland

Full day Workshop (9:00 - 18:00)

#### Keynote

 The role of new materials in nanoelectronics – Robert Westervelt, Harvard University

#### Session 1: Smart Autonomous Systems

- Technology challenges for a smarter planet Walter Riess, IBM Zürich
- Roadmaps for future nanolectronics Denis Rousset, Catrene, Paris

# Session 2: Ultra low power computation & communication

- Computing with NEMS –Hervé Fanet, CEA-LETI, Grenoble
- Graphene: an enabler of low power devices? Max Lemme, University of Siegen
- Tunnel FET versus MOSFET: a critical review Giorgio Baccarani, University of Bologna

### Session 3: Heterogenous integration

- The e-BRAINS project Peter Ramm, Fraunhofer Research Institution for Modular Solid State Technologies EMFT, Munich
- Heterogeneous integration for infrared sensors, Adriana Lapadatu, SINTEF

# Session 4: Low power sensors and energy scavenging for system integration

Energy harvesting for self-powered sensor systems—

Rob van Schaijk, IMEC-NL

- Carbon-based sensors, Cosmin Roman, ETH Zürich
- Chemical sensors: towards the 6th sense system Max Fleischer, Siemens
- Mechanical energy harvesiting

   Eric Yeatman, Imperial College

#### Session 5: New opportunities in Horizon 2020 for Smart Systems

 Priorities and funding strategies in Horizon 2020 for Smart Systems - Dirk Beernaert, European Commission - tbc

# SINANO Workshop: "Nanowires for Logic, Memory and New Functionalities"

#### Organizer:

Francis Balestra, Sinano Institute - Grenoble INP/ CNRS

#### Full day Workshop (9:00 – 18:00)

This Workshop is supported by the European Institute of Nanoelectronics SINANO (www.sinano.eu) and aims at discussing state-of-the art results and disruptive achievements in the field of Nanowires for very low power and high performance logic and memory, and for adding new functionalities to CMOS in the More than Moore domain (sensing, energy harvesting, RF and e-cooling).

0.50	introduction, Francis Balestra, Siliano
	Institute
9:00	"Nanowire devices for the 10nm technology
	node and beyond", Sylvain Barraud,
	CEA-LETI -9:30 "Extending Moore's law:
	Nanowires to the rescue", Nadine Collaert,
	IMEC
10:00	"Energy efficient electronics: prospects and
	challenges of superlattice nanowire FETs",
	Elena Gnani, Giorgio Baccarani, IUNET-
	University of Bologna
10:30	Coffee break
11:00	"Complementary Strained Si nanowire TFETs
	and Inverters", Qing-Tai Zhao, Siegfried

Mantl, Forschungszentrum Juelich

# ESSCIRC Workshops

"Challenges and opportunities in InAs Tunnel FETs: a simulation study", Marco Pala, IMEP-LAHC, Grenoble INP/CNRS, David Esseni, IUNET-University of Udine
Buffet lunch
"Nanowires for sensing applications", Per-
Erik Hellström, Mikael Ostling, KTH
"Piezoelectric nanowires for mechanical
energy harvesting ", Gustavo Ardila, IMEP-
LAHC. Grenoble INP-Minatec
"Nanowires and nanostructured Si for RF
applications", Androula Nassiopoulou, IMEL/
NCSR Demokritos
"e-cooling and impact of low dimensionality",
Evan Parker, David Leadley, University of
Warwick
End of Workshop

#### **Technical Session Table of Contents**

Tuesday,	September 17		
A3L-E	ESSCIRC Keynote: E. Candes (Stanford Univ.)	49	
A4L-C	mmWave-to-THz Building Blocks and Systems	50	
A4L-B	Energy-Efficient High-Speed Circuits	51	
A5L-A	PLLs	52	
A5L-B	Innovation in Digital Circuit Architectures	53	
A6L-A	Analog I	54	
A6L-B	Nyquist Rate ADCs	55	
A6L-C	Biomedical Circuits & Systems	56	
A6L-D	Power Converters and Drivers	.57	
Wednesd	Wednesday, September 18		
B3L-A	RF Receivers and Front-ends	58	
B3L-B	Memories	59	
B3L-C	Magnetic, Temperature and Pressure Sensors	60	
B3L-D	Frequency Synthesis	.61	
B4L-E	ESSCIRC Keynote: B. Murmann (Stanford Univ.)	62	
B5L-E	ESSCIRC Invited Session on Emerging Technology	63	
B6L-D	Application-specific Processors & Circuits	64	
B6L-E	RF Transceiver Circuits	65	
B6L-F	CMOS Image Sensors	.66	
Thursday, September 19			
C3L-E	ESSCIRC Keynote: P. Kinget (Columbia Univ.)	67	

C4L-A	Analog II	68
C4L-B	Oversampled ADCs I	69
C4L-C	Millimeter-wave Circuits	70
C4L-D	LED/LCD Drivers	71
C5L-A	Analog III	72
C5L-B	Oversampled ADCs II	73
C5L-C	Wake-up Receivers	74
C5L-D	Voltage Regulators and Energy Harvesting	75
C6L-A	VCOs and Dividers	76
C6L-B	Circuits and Systems in Emerging Technologies	77

#### **Tuesday, September 17**

ESSCIRC Keynote: E. Candes (Stanford Univ.)

Session Code: A3L-E

Location: Room CT

Date & Time Tuesday, September 17

13:00 - 14:00

Chair(s): Boris Murmann

Stanford University

13:00 Compressive Sensing: Principles and Hardware Implementations

Emmanuel Candes<sup>1</sup>, Stephen Becker<sup>2</sup>

<sup>1</sup>Stanford University, United States; <sup>2</sup>Universit Pierre et

Marie Curie - Paris 6, France

#### **Tuesday, September 17**

#### mmWave-to-THz Building Blocks and Systems

Session Code: A41 -C Location: Room C

Tuesday, September 17 Date & Time

14:00 - 15:20

Yann Deval Chair(s):

> University of Bordeaux Baudouin Martineau STMicroelectronics.

#### 14:00 A 19-dBm, 15-Gbaud, 9-bit SOI CMOS Power-DAC Cell

for High-Order QAM W-Band Transmitters

Stefan Shopov, Andreea Balteanu, Sorin P. Voinigescu

University of Toronto, Canada

#### 14:20 A 48 GHz 6-bit LO-Path Phase Shifter in 40-nm CMOS for 60 GHz Applications

Chuang Lu<sup>2</sup>, Marion Matters-Kammerer<sup>2</sup>, Reza Mahmoudi<sup>2</sup>, Peter Baltus<sup>2</sup>, Ernst Habekotté<sup>1</sup>, Koen van Hartingsveldt<sup>1</sup>, Floris van der Wilt<sup>1</sup>

<sup>1</sup>Catena Microelectronics B.V., Netherlands; <sup>2</sup>Eindhoven

University of Technology, Netherlands

#### 14:40 A 142GHz Fully Integrated Wireless Chip to Chip Communication System for High Data Rate Operation

Samuel Foulon<sup>2</sup>, Sébastien Pruvost<sup>2</sup>, Denis Pache<sup>2</sup>,

Christophe Loyez<sup>1</sup>, Nathalie Rolland<sup>1</sup>

<sup>1</sup>IEMN, France; <sup>2</sup>STMicroelectronics, France

#### 15:00 A 0.32 THz FMCW Radar System Based on Low-Cost Lens-Integrated SiGe HBT Front-Ends

Konstantin Statnikov<sup>1</sup>, Erik öjefors<sup>2</sup>, Janusz Grzyb<sup>1</sup>, Pascal

Chevalier3. Ullrich R. Pfeiffer1

<sup>1</sup>Bergische Universität Wuppertal, Germany; <sup>2</sup>Sivers IMA,

Sweden: 3STMicroelectronics, France

#### **Tuesday, September 17**

#### **Energy-Efficient High-Speed Circuits**

Session Code: A4L-B Location: Room B

Date & Time Tuesday, September 17

14:20 - 15:20

Chair(s): Tobias Gemmeke

IMEC

Doris Schmitt-Landsiedel

TUM

14:20 Design Trade-Offs in Signal Component Separators for Outphasing Power Amplifiers

Zhipeng Li, Yan Li, Yehuda Avniel, Alexandre Megretski,

Vladimir Stojanovic

Massachusetts Institute of Technology, United States

14:40 Power Sequence Free 400Mbps 90µW 6000µm²
1.8V-3.3V Stress Tolerant I/O Buffer in 28nm CMOS

Vinod Kumar, Mohd. Rizvi STMicroelectronics. India

15:00 All-Digital Process-Variation-Calibrated Timing Generator for ATE with 1.95-ps Resolution and a

Maximum 1.2-GHz Test Rate

Kyungho Ryu, Dong-Hoon Jung, Seong-Ook Jung

Yonsei University, Korea, South

### **Tuesday, September 17**

#### **PLLs**

Session Code: A5L-A Location: Room A

Date & Time Tuesday, September 17

15:50 - 16:50

Chair(s): Francesco Svelto

Univ. Pavia Antonio Liscidini University of Toronto

# 15:50 A Supply-Noise-Rejection Technique in ADPLL with

Noise-Cancelling Current Source

Yusuke Niki, Daisuke Miyashita, Hiroyuki Kobayashi, Shouhei Kousai

Tashiha Carnaratian Jan

Toshiba Corporation, Japan

#### 16:10 Wideband 2-16 GHz Local Oscillator Generation for Short-Range Radar Applications

Michele Caruso<sup>1</sup>, Matteo Bassi<sup>2</sup>, Andrea Bevilacqua<sup>1</sup>,

Andrea Neviani1

<sup>1</sup>Università degli Studi di Padova, Italy; <sup>2</sup>University of

Padova, Italy

#### 16:30 A 3.4mW 2.3-to-2.7GHz Frequency Synthesizer in 0.18μm CMOS

Chih-Hsiang Chang<sup>1</sup>, Ching-Yuan Yang<sup>2</sup>, Yu Lee<sup>1</sup>, Jun-Hong Weng<sup>3</sup>, Nai-Chen Cheng<sup>1</sup>

<sup>1</sup>Industrial Technology Research Institute, Taiwan;

<sup>2</sup>National Chung Hsing University, Taiwan; <sup>3</sup>Tunghai University, Taiwan

#### **Tuesday, September 17**

#### **Innovation in Digital Circuit Architectures**

Session Code: A5L-B Location: Room B

Date & Time Tuesday, September 17

15:50 - 16:50

Chair(s): Hannu Tenhunen

KTH

Christian Piguet

**CSEM** 

#### 15:50 A Fine Grain Variation-Aware Dynamic Vdd-Hopping AVFS Architecture on a 32nm GALS MPSoC

Edith Beigne<sup>1</sup>, Ivan Miro-Panades<sup>1</sup>, Yvain Thonnart<sup>1</sup>, Laurent Alacoque<sup>1</sup>, Pascal Vivet<sup>1</sup>, Suzanne Lesecq<sup>1</sup>, Diego Puschini<sup>1</sup>, Farat Thabet<sup>2</sup>, Benoit Tain<sup>2</sup>, Karim Benchehida<sup>2</sup>,

Sylvain Engels<sup>3</sup>, Robin Wilson<sup>3</sup>, Didier Fuin<sup>3</sup> <sup>1</sup>CEA-LETI, France; <sup>2</sup>CEA-LIST, France;

<sup>3</sup>STMicroelectronics, France

# 16:10 MADmax: a 1080P Stereo-to-Multiview Rendering ASIC in 65 nm CMOS Based on Image Domain Warping

Michael Schaffner<sup>2</sup>, Pierre Greisen<sup>2</sup>, Simon Heinzle<sup>1</sup>, Frank Gürkaynak<sup>2</sup>, Hubert Kaeslin<sup>2</sup>, Aljoscha Smolic<sup>1</sup> <sup>1</sup>Disney Research Zurich, Switzerland; <sup>2</sup>ETH Zürich, Switzerland

#### 16:30 A Flexible, Clockless Digital Filter

Christos Vezyrtzis, Weiwei Jiang, Steven Nowick, Yannis Tsividis

Columbia University in the City of New York, United States

#### **Tuesday, September 17**

#### Analog I

Session Code: A6I -A Location: Room A

Tuesday, September 17 Date & Time

16:50 - 18:50

Marco Berkhout Chair(s):

NXP

Traian Visan Infineon

#### 16:50 A Four-Channel, ±36 V, 780 kHz Piezo Driver Chip for Structural Health Monitoring

Yang Guo<sup>2</sup>, Christopher Aguino<sup>1</sup>, David Zhang<sup>1</sup>, Boris

Murmann<sup>2</sup>

<sup>1</sup>Acellent Technologies, United States; <sup>2</sup>Stanford

University, United States

#### 17:10 An Integrated 80-V Class-D Power Output Stage with

94% Efficiency in a 0.14µm SOI BCD Process Haifeng Ma, Ronan van der Zee, Bram Nauta

University of Twente, Netherlands

#### 17:30 A 443-µA 37.8-nV/Sqrt(Hz) CMOS Multi-Stage Bandgap Voltage Reference

Weixun Yan, Thomas Christen ams AG, Switzerland

#### 17:50 A 0.25-µm CMOS, 7-ppm/°C, 8-µA Quiescent Current, ±5-mA Output Current Low-Dropout Voltage Regulator

Fabrizio Conso<sup>2</sup>, Gabriele Rescio<sup>2</sup>, Marco Grassi<sup>2</sup>, Calogero Ribellino<sup>1</sup>, Giuseppina Billè<sup>1</sup>, Alessandro Rizzo<sup>1</sup>, Sandor Petenyi<sup>1</sup>, Salvo Privitera<sup>1</sup>, Piero Malcovati<sup>2</sup>

<sup>1</sup>STMicroelectronics. Italy: <sup>2</sup>Università degli studi di Pavia. Italy

#### 18:10 A 40 nm LP CMOS Self-Biased Continuous-Time Comparator with Sub-100ps Delay at 1.1V & 1.2mW

Vladimir Milovanovic, Horst Zimmermann Vienna University of Technology, Austria

#### 18:30 On-Chip Temperature Compensation of Driver Voltage for LC-Displays

Rolf Becker, Aleksandar Zhelyazkov, Bernie Kim

NXP Semiconductors, Switzerland

#### **Tuesday, September 17**

#### **Nyquist Rate ADCs**

Session Code: A6L-B Location: Room B

Date & Time Tuesday, September 17

16:50 - 18:50

Chair(s): Georgi Radulov

T. Univ. Eindhoven George Gielen K. U. Leuven

# 16:50 A 12b 50MS/s 2.1mW SAR ADC with Redundancy and Digital Background Calibration

Albert Chang, Hae-Seung Lee, Duane Boning Massachusetts Institute of Technology, United States

#### 17:10 A Low Power Zero-Crossing Pipeline-SAR ADC with on-Chip Dynamically Loaded Pre-Charged Reference

Jayanth Kuppambatti, Peter Kinget Columbia University, United States

# 17:30 An 8-bit 450-MS/s Single-bit/Cycle SAR ADC in 65-nm CMOS

Vaibhav Tripathi, Boris Murmann Stanford University, United States

# 17:50 An 11b 1GS/s ADC with Parallel Sampling Architecture to Enhance SNDR for Multi-Carrier Signals

Yu Lin², Kostas Doris², Erwin Janssen², Athon Zanikopoulos², Alessandro Murroni², Gerard van der Weide², Hans Hegt¹, Arthur H.M. van Roermund¹ ¹Eindhoven University of Technology, Netherlands; ²NXP Semiconductors. Netherlands

#### 18:10 A 9b 2GS/s 45mW 2X-Interleaved ADC

Jorge Pernillo, Michael Flynn University of Michigan, United States

# 18:30 A 6-bit 6-GS/s 95mW Background Calibrated Flash ADC with Integrating Preamplifiers and Half-Rate Comparators in 32nm LP CMOS

Francesco Radice<sup>3</sup>, Melchiorre Bruccoleri<sup>3</sup>, Marcello Ganzerli<sup>2</sup>, Giorgio Spelgatti<sup>1</sup>, Davide Sanzogni<sup>3</sup>, Massimo Pozzoni<sup>3</sup>, Andrea Mazzanti<sup>4</sup>

<sup>1</sup>Marvell Semiconductors, Italy; <sup>2</sup>NXP Semiconductors, Netherlands; <sup>3</sup>STMicroelectronics, Italy; <sup>4</sup>Università degli studi di Pavia, Italy

#### **Tuesday, September 17**

#### **Biomedical Circuits & Systems**

Session Code: A6L-C Location: Room C

Date & Time Tuesday, September 17

16:50 - 18:50

Chair(s): Andreas Demosthenous

University College London

Firat Yazicioglu

IMEC

#### 16:50 A 78 pW 1 b/s 2.4 GHz Radio Transmitter for Near-Zero-Power Sensing Applications

Patrick Mercier<sup>4</sup>, Saurav Bandyopadhyay<sup>3</sup>, Andrew Lysaght<sup>2</sup>, Konstantina Stankovic<sup>1</sup>, Anantha Chandrakasan<sup>3</sup> 

'Harvard Medical School, United States; 'Massachusetts 
Eye and Ear Infirmary, United States; 'Massachusetts 
Institute of Technology, United States; 'University of 
California, San Diego, United States

Camornia, Sari Diego, Ornice States

# 17:10 A 0.13µm CMOS Integrated Wireless Power Receiver for Biomedical Applications

Meysam Zargham, P.Glenn Gulak University of Toronto, Canada

#### 17:30 85 dB Dynamic Range 1.2 mW 156 kS/s Biopotential Recording IC for High-Density ECoG Flexible Active Electrode Array

Sohmyung Ha³, Jongkil Park³, Yu Chi¹, Jonathan Viventi², John Rogers⁴, Gert Cauwenberghs³
¹Cognionics, Inc., United States; ²Polytechnic Institute of New York University, United States; ³University of California, San Diego, United States; ⁴University of Illinois at Urbana-Champaign, United States

#### 17:50 A 14 µA ECG Processor with Robust Heart Rate Monitor for a Wearable Healthcare System

Shintaro Izumi¹, Ken Yamashita¹, Masanao Nakano¹, Toshihiro Konishi¹, Hiroshi Kawaguchi¹, Hiromitsu Kimura⁴, Kyoji Marumoto⁴, Takaaki Fuchikami⁴, Yoshikazu Fujimori⁴, Hiroshi Nakajima², Toshikazu Shiga³, Masahiko Yoshimoto¹ ¹Kobe University, Japan; ²Omron Corporation, Japan; ³Omron Healthcare Inc., Japan; ⁴Rohm Co. Ltd., Japan

#### 18:10 A DC-Connectable Multi-Channel Biomedical Data Acquisition ASIC with Mains Frequency Cancellation

Philipp Schönle<sup>1</sup>, Felix Schulthess<sup>1</sup>, Schekeb Fateh<sup>1</sup>, Roger Ulrich<sup>3</sup>, Fiona Huang<sup>2</sup>, Thomas Burger<sup>1</sup>, Qiuting Huang<sup>1</sup>

<sup>1</sup>ETH Zürich, Switzerland; <sup>2</sup>Integrated Systems Laboratory, ETH Zurich, Switzerland; <sup>3</sup>Kandou Bus, Switzerland

#### **Tuesday, September 17**

#### **Power Converters and Drivers**

Session Code: A6L-D Location: Room D

Date & Time Tuesday, September 17

16:50 - 18:30

Chair(s): Bernhard Wicht

Reutlingen University

Michael Mark
Infineon

#### 16:50 94.6% Peak Efficiency DCM Buck Converter with Fast Adaptive Dead-Time Control

Sujan Manohar, Poras Balsara

University of Texas at Dallas, United States

#### 17:10 Switching-Based Charger with Continuously Built-in Resistor Detector (CBIRD) and Analog Multiplication-Division Unit (AMDU) for Fast Charging in Li-Ion Battery

Ruei-Hong Peng<sup>4</sup>, Tsu-Wei Tsai<sup>4</sup>, Ke-Horng Chen<sup>4</sup>, Zhih Han Tai<sup>1</sup>, Yi Hsuan Cheng<sup>1</sup>, Chi Chung Tsai<sup>1</sup>, Hsin-Yu Luo<sup>3</sup>, Shih-Ming Wang<sup>2</sup>, Long-Der Chen<sup>2</sup>, Cheng-Chen Yang<sup>2</sup>, Jui-Lung Chen<sup>5</sup>

<sup>1</sup>Chunghwa Picture Tubes, Ltd., Taiwan; <sup>2</sup>Industrial Technology Research Institute, Taiwan; <sup>3</sup>Metal Industries Research & Development Centre, Taiwan; <sup>4</sup>National Chiao Tung University, Taiwan; <sup>5</sup>Vanguard International Semiconductor Corp., Taiwan

# 17:30 An Integrated Ultracapacitor Fast Mains Charger with Combined Power/Current Optimisation

Rares Bodnar, William Redman-White University of Southampton, United Kingdom

#### 17:50 A Monolithic Stacked Class-D Approach for High Voltage DC-AC Conversion in Standard CMOS

Piet Callemeyn, Michiel Steyaert Katholieke Universiteit Leuven, Belgium

#### 18:10 A 0.18-µm CMOS, -92-dB THD, 105-dBA DR, Third-Order Audio Class-D Amplifier

Davide Cartasegna<sup>1</sup>, Piero Malcovati<sup>3</sup>, Lorenzo Crespi<sup>1</sup>, Andrea Baschirotto<sup>2</sup>

<sup>1</sup>Conexant Systems, United States; <sup>2</sup>Università degli Studi di Milano - Bicocca, Italy; <sup>3</sup>Università degli studi di Pavia, Italy

### Wednesday, September 18

#### RF Receivers and Front-ends

Session Code: B3L-A Location: Room A

Date & Time Wednesday, September 18

10:50 - 12:30

Chair(s): Marc Borremans

Telenet Paul Muller MediaTek Inc.

#### 10:50 Dual-Band RF Receiver for GPS and Compass Systems in 55-nm CMOS

Songting Li, Jiancheng Li, Xiaochen Gu, Hongyi Wang,

Jianfei Wu, Dun Yan, Zhaowen Zhuang

National University of Defense Technology, China

# 11:10 A 180nm Fully-Integrated Dual-Channel Reconfigurable Receiver for GNSS Interoperations

Nan Qi, Baoyong Chi, Yang Xu, Zhou Chen, Yang Xu, Jun

Xie, Zheng Song, Zhihua Wang Tsinghua University, China

#### 11:30 A 0.9GHz-5.8GHz SDR Receiver Front-End with Transformer-Based Current-Gain Boosting and 81-dB 3rd-Order-Harmonic Rejection Ratio

Alan Wing Lun Ng, S.Y. Zheng, H. Leung, Y. Chao,

Howard Luong

Hong Kong University of Science and Technology, Hong

Kong

# 11:50 An RF Receiver with an Integrated Adaptive Notch Filter for Multi-Standard Applications

Ashkan Borna<sup>3</sup>, Chris Hull<sup>2</sup>, Yanjie Wang<sup>2</sup>, Hua Wang<sup>1</sup>, Ali

Niknejad3

<sup>1</sup>Georgia Institute of Technology, United States; <sup>2</sup>Intel, United States; <sup>3</sup>University of California, Berkeley, United States

# 12:10 A 2.14GHz Watt-Level Power Amplifier with Passive Load Modulation in a SOI CMOS Technology

Gauthier Tant1, Alexandre Giry1, Pierre Vincent1, Jean-

Daniel Arnould<sup>2</sup>, Jean-Michel Fournier<sup>2</sup> <sup>1</sup>CEA-LETI, France; <sup>2</sup>IMEP-LAHC, France

#### Wednesday, September 18

#### **Memories**

Session Code: B3L-B Location: Room B

Date & Time Wednesday, September 18

10:50 - 12:30

Chair(s): Sylvain Clerc

ST Microelectronics Ralph Hasholzner Intel Corporation

# 10:50 A 65nm 4MB Embedded Flash Macro for Automotive Achieving a Read Throughput of 5.7GB/s and a Write Throughput of 1.4MB/s

Mihail Jefremow², Thomas Kern¹, Ulrich Backhausen¹, Johannes Elbs¹, Benoit Rousseau¹, Christoph Roll¹, Leonardo Castro¹, Thomas Roehr¹, Edvin Paparisto¹, Kirk Herfurth¹, Rainer Bartenschlager¹, Stefanie Thierold¹, Roland Renardy¹

<sup>1</sup>Infineon Technologies AG, Germany; <sup>2</sup>Infineon Technologies AG / Technische Universität München, Germany; <sup>3</sup>Technische Universität München, Germany

# 11:10 Dual-VT 4kb Sub-VT Memories with <1 pW/bit Leakage in 65 nm CMOS

Oskar Andersson<sup>2</sup>, Babak Mohammadi<sup>2</sup>, Pascal Meinerzhagen<sup>1</sup>, Andreas Burg<sup>1</sup>, Joachim Neves Rodrigues<sup>2</sup>

<sup>1</sup>École Polytechnique Fédérale de Lausanne, Switzerland; <sup>2</sup>Lund University, Sweden

# 11:30 A 40 nm, 454MHz 114 fJ/bit Area-Efficient SRAM Memory with Integrated Charge Pump

Bram Rooseleer, Wim Dehaene Katholieke Universiteit Leuven, Belgium

# 11:50 Scalable 0.35V to 1.2V SRAM Bitcell Design from 65nm CMOS to 28nm FDSOI

Fady Abouzeid, Audrey Bienfait, Kaya Can Akyel, Sylvain Clerc, Lorenzo Ciampolini, Philippe Roche *STMicroelectronics, France* 

# 12:10 Design of a Power-Efficient Cam Using Automated Background Checking Scheme for Small Match Line Swing

Anh Tuan Do, Chun Yin, Kiat Seng Yeo, Tony Tae-Hyoung Kim

Nanyang Technological University, Singapore

#### Wednesday, September 18

#### Magnetic, Temperature and Pressure Sensors

Session Code: B3L-C Location: Room C

Date & Time Wednesday, September 18

10:50 - 12:30

Chair(s): Hanspeter Schmid

Univ. of Applied Sciences & Arts Northwestern

Switzerland

Werner Brockherde

Fraunhofer

#### 10:50 A Dual Vertical Hall Latch with Direction Detection

Dan Stoica<sup>2</sup>, Mario Motz<sup>1</sup>

<sup>1</sup>Infineon Technologies Austria AG, Austria; <sup>2</sup>Infineon

Technologies Romania SCS, Romania

#### 11:10 A Continuous-Time Ripple Reduction Technique for Spinning-Current Hall Sensors

Junfeng Jiang<sup>1</sup>, Kofi A.A. Makinwa<sup>1</sup>, Wilko Kindt<sup>2</sup>
<sup>1</sup>Technische Universiteit Delft, Netherlands; <sup>2</sup>Texas

Instruments Holland B.V., Netherlands

#### 11:30 A 40μW CMOS Temperature Sensor with an Inaccuracy of ±0.4°C (3-Sigma) from -55°C to 200°C

Kamran Souri, Kianoush Souri, Kofi A.A. Makinwa

Technische Universiteit Delft, Netherlands

#### 11:50 A Resistor-Based Temperature Sensor for MEMS Frequency References

Mina Shahmohammadi, Kianoush Souri, Kofi A.A.

Makinwa

Technische Universiteit Delft, Netherlands

# 12:10 128 Nodes 4.5 mm Pitch 15-bit Pressure Sensor Ribbon

Cyril Condemine<sup>1</sup>, Jerome Willemin<sup>1</sup>, Sylvain Bouquet<sup>1</sup>, Stephanie Robinet<sup>1</sup>, Antoine Robinet<sup>1</sup>, Laurent Jouanet<sup>1</sup>, Guillaume Regis<sup>2</sup>, Olivier Compagnon<sup>2</sup>, Sully Vitry<sup>2</sup> <sup>1</sup>CEA-LETI, France; <sup>2</sup>MIND Mircotec, France

#### Wednesday, September 18

#### **Frequency Synthesis**

Session Code: B3L-D Location: Room D

Date & Time Wednesday, September 18

10:50 - 12:10

Chair(s): Pietro Andreani

Lund University
Jan Crols
Ansem

# 10:50 An Injection-Locking Based Programmable Fractional Frequency Divider with 0.2 Division Step for Quantization Noise Reduction

Raghavasimhan Thirunarayanan³, David Ruffieux¹,

Christian Enz<sup>2</sup>

<sup>1</sup>CSEM, Switzerland; <sup>2</sup>École Polytechnique Fédérale de Lausanne, Switzerland; <sup>3</sup>École Polytechnique Fédérale de Lausanne & CSEM, Switzerland

11:10 A 0.3-to-8.5 GHz Frequency Synthesizer Based on Digital Period Synthesis

> Tapio Rapinoja, Kari Stadius, Jussi Ryynänen Aalto University, Finland

11:30 Frequency Translation Through Fractional Division for a Two-Channel Pulling Mitigation

Seyed Amir Reza Ahmadi Mehr, Massoud Tohidian, Robert Boqdan Staszewski

Technische Universiteit Delft, Netherlands

11:50 High Speed, High Accuracy Fractional-N Frequency Synthesizer Using Nested Mixed-Radix Digital Delta-Sigma Modulators

Michael Peter Kennedy<sup>3</sup>, Brian Fitzgibbon<sup>2</sup>, Austin Harney<sup>1</sup>, Hyman Shanan<sup>1</sup>, Mike Keaveney<sup>1</sup>

<sup>1</sup>Analog Devices, Ireland; <sup>2</sup>Susquehanna International, Ireland: <sup>3</sup>University College Cork, Ireland

#### Wednesday, September 18

ESSCIRC Keynote: B. Murmann (Stanford Univ.)

Session Code: B4L-E Location: Room CT

Date & Time Wednesday, September 18

14:00 - 15:00

Chair(s): Andrea Baschirotto

Università del Salento

14:00 Digitally Assisted Data Converter Design

Boris Murmann

Stanford University, United States

#### Wednesday, September 18

#### **ESSCIRC Invited Session on Emerging Technology**

Session Code: B5L-E

Location: Room CT

Date & Time Wednesday, September 18

15:00 - 16:00

Chair(s): Edoardo Charbon

TU Delft

15:00 Solid State RF MEMS Resonators in Standard CMOS

Bichoy Bahr, Radhika Marathe, Wentao Wang, Dana

Weinstein

Massachusetts Institute of Technology, United States

15:20 Oxide Electronics for Imaging and Displays

Arokia Nathan, Sungsik Lee, Sanghun Jeon *University of Cambridge, United Kingdom* 

15:40 Why Design Reliable Chips When Faulty Ones Are

**Even Better** 

Krishna V. Palem³, Avinash Lingamneni³, Christian Enz², Christian Piquet¹

<sup>1</sup>CSEM, Switzerland; <sup>2</sup>École Polytechnique Fédérale de Lausanne, Switzerland; <sup>3</sup>Rice University, United States

### Wednesday, September 18

#### **Application-specific Processors & Circuits**

Session Code: B6L-D Location: Room D

Date & Time Wednesday, September 18

16:30 - 17:50

Chair(s): Stefan Rusu

Intel Corporation Marian Verhelst KU Leuven

# 16:30 A High-Throughput 16x Super Resolution Processor for Real-Time Object Recognition SoC

Junyoung Park<sup>2</sup>, Byeong-Gyu Nam<sup>1</sup>, Hoi-Jun Yoo<sup>2</sup>
<sup>1</sup>Chungnam National University, Korea, South; <sup>2</sup>Korea
Advanced Institute of Science and Technology, Korea,

South

#### 16:50 Cross-Layer Optimization of QRD Accelerators

Upasna Vishnoi, Tobias Noll

Rheinisch-Westfälische Technische Hochschule Aachen,

Germany

#### 17:10 Word-Parallel Coprocessor Architecture for Digital Nearest Euclidean Distance Search

Toshinobu Akazawa, Seiryu Sasaki, Hans Juergen

Mattausch

Hiroshima University, Japan

# 17:30 In-Situ Performance Monitor Employing Threshold Based Notifications (TheBaN)

Tobias Gemmeke, Mario Konijnenburg, Christian

Bachmann

Holst Centre / imec. Netherlands

### Wednesday, September 18

#### **RF Transceiver Circuits**

Session Code: B6L-E

Location: Room CT

Date & Time Wednesday, September 18

16:30 - 17:50

Chair(s): Jussi Ryynanen

Aalto University
Peter Baltus

Eindhoven University of Technology

# 16:30 A 0.4 GHz - 4 GHz Direct RF-to-Digital Sigma-Delta

Multi-Mode Receiver Charles Wu, Borivoje Nikolic

University of California, Berkeley, United States

#### 16:50 A 0.7 - 3.7 GHz Six Phase Receiver Front-End with Third Order Harmonic Rejection

Anders Nejdel, Markus Törmänen, Henrik Sjöland

Lund University, Sweden

#### 17:10 A Low Out-of-Band Noise LTE Transmitter with Current-Mode Approach

Nicola Codega<sup>1</sup>, Antonio Liscidini<sup>2</sup>, Rinaldo Castello<sup>1</sup> Università degli studi di Pavia, Italy; <sup>2</sup>University of Toronto. Canada

# 17:30 A 39 dB DR CMOS Log-Amp RF Power Detector with ± 1.1 dB Temperature Drift from -40 to 85°C

Eric Muijs², Paulo Silva³, Arie van Staveren³, Wouter Serdiin¹

<sup>1</sup>Technische Universiteit Delft, Netherlands; <sup>2</sup>Technische Universiteit Delft & Texas Instruments, Netherlands;

<sup>3</sup>Texas Instruments. Netherlands

### Wednesday, September 18

#### **CMOS Image Sensors**

Session Code: B6L-F

Location: Room TM

Date & Time Wednesday, September 18

16:30 - 17:50

Chair(s): Angel Rodriguez-Vazquez

University of Sevilla Johannes Solhusvik

Omnivision

# 16:30 2x(4x)128 Time-Gated CMOS Single Photon Avalanche Diode Line Detector with 100 Ps Resolution for Raman Spectroscopy

Ilkka Nissinen, Antti-Kalle Länsman, Jan Nissinen, Jouni

Holma, Juha Kostamovaara University of Oulu, Finland

# 16:50 Compact Analog Counting SPAD Pixel with 1.9% PRNU and 530ps Time Gating

Lucio Pancheri², Ekaterina Panina², Gian-Franco Dalla

Betta<sup>2</sup>, Leonardo Gasparini<sup>1</sup>, David Stoppa<sup>1</sup>

<sup>1</sup>Fondazione Bruno Kessler, Italy; <sup>2</sup>Università degli Studi di

Trento, Italy

# 17:10 Speed Considerations for LDPD Based Time-of-Flight CMOS 3D Image Sensors

Andreas Süss¹, Christian Nitta¹, Andreas Spickermann¹, Daniel Durini¹, Gabor Varga², Melanie Jung¹, Werner Brockherde¹, Bedrich J. Hosticka¹, Holger Vogt¹, Stefan Schwope³

<sup>1</sup>Fraunhofer IMS, Germany; <sup>2</sup>Rheinisch-Westfälische Technische Hochschule Aachen, Germany; <sup>3</sup>TriDiCam, Germany

#### 17:30 A 80μW 30fps 104 x 104 All-nMOS Pixels CMOS Imager with 7-bit PWM ADC for Robust Detection of Relative Intensity Change

Michele Benetti<sup>2</sup>, Massimo Gottardi<sup>2</sup>, Zeev Smilansky<sup>1</sup> Emza Visual Sense Ltd., Israel; <sup>2</sup>Fondazione Bruno Kessler, Italy

#### **Thursday, September 19**

**ESSCIRC Keynote: P. Kinget (Columbia Univ.)** 

Session Code: C3L-E

Location: Room CT

Date & Time Thursday, September 19

11:20 - 12:20

Chair(s): Peter Mole

Intersil

#### 11:20 Scaling Analog Circuits

Peter Kinget, Jayanth Kuppambatti, Baradwaj Vigraham,

Chun-Wei Hsu

Columbia University, United States

#### **Thursday, September 19**

#### Analog II

Session Code: C4L-A Location: Room A

Date & Time Thursday, September 19

14:00 - 15:00

Chair(s): Boris Murmann

Stanford University Hugo Veenstra

**Philips** 

14:00 A 40nm-CMOS, 72µW Injection-Locked Timing Reference and 1.8 Mbit/s Coordination Receiver for Wireless Sensor Networks

Valentijn De Smedt<sup>2</sup>, Georges Gielen<sup>1</sup>, Wim Dehaene<sup>1</sup> Katholieke Universiteit Leuven, Belgium; <sup>2</sup>Technische

Universiteit Delft, Belgium

14:20 High-Resolution and Wide-Dynamic Range Time-to-Digital Converter with a Multi-Phase Cyclic Vernier Delay Line

Mino Kim², Woo-Yeol Shin³, Gi-Moon Hong², Jihwan Park², Joo-Hyung Chae², Nan Xing¹, Jong-Kwan Woo⁴, Suhwan Kim²

<sup>1</sup>Samsung, Korea, South; <sup>2</sup>Seoul National University, Korea, South; <sup>3</sup>SK Hynix, Korea, South; <sup>4</sup>University of Michigan, United States

14:40 A 32.55-kHz, 472-nW, 120ppm/°C, Fully on-Chip, Variation Tolerant CMOS Relaxation Oscillator for a Real-Time Clock Application

Keishi Tsubaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa

Kobe University, Japan

#### **Thursday, September 19**

#### Oversampled ADCs I

Session Code: C4L-B Location: Room B

Date & Time Thursday, September 19

14:00 - 15:00

Chair(s): Lucien Breems

NXP

Angelo Nagari ST-Ericsson

14:00 A 0.039mm² Inverter-Based 1.82mW 68.6dB-SNDR 10MHz-BW CT-Sigma-Delta-ADC in 65nm CMOS

Sebastian Zeller<sup>1</sup>, Christian Muenker<sup>3</sup>, Robert Weigel<sup>2</sup>
<sup>1</sup>Consultant, Germany; <sup>2</sup>Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany; <sup>3</sup>University of Applied

Sciences Munich, Germany

14:20 A 9MHz Filtering ADC with Additional 2nd-Order Delta-Sigma Modulator Noise Suppression

Mattias Andersson², Martin Anderson¹, Lars Sundström¹,

Sven Mattisson<sup>1</sup>, Pietro Andreani<sup>2</sup>

<sup>1</sup>Ericsson AB, Sweden; <sup>2</sup>Lund University, Sweden

14:40 A 40MHz-BW Two-Step Open-Loop VCO-Based ADC with 42fJ/Step FoM in 40nm CMOS

Xinpeng Xing, Peng Gao, Georges Gielen Katholieke Universiteit Leuven, Belgium

#### **Thursday, September 19**

#### Millimeter-wave Circuits

Session Code: C4L-C

Location: Room C

Date & Time Thursday, September 19

14:00 - 15:00

Chair(s): Sven Mattisson

Ericsson

Peter Kennedy

University College Cork

14:00 A 120GHz Fully Integrated 10Gb/s Wireless

Transmitter with on-Chip Antenna in 45nm Low Power

CMOS

Noël Deferm<sup>1</sup>, Wouter Volkaerts<sup>1</sup>, Juan Osorio<sup>2</sup>, Anton de

Graauw<sup>2</sup>, Michiel Steyaert<sup>1</sup>, Patrick Reynaert<sup>1</sup> <sup>1</sup>Katholieke Universiteit Leuven, Belgium; <sup>2</sup>NXP

Semiconductors, Netherlands

14:20 A Plastic Waveguide Receiver in 40nm CMOS with on-Chip Bondwire Antenna

Maarten Tytgat, Patrick Reynaert Katholieke Universiteit Leuven, Belgium

14:40 A 1-V 1.25-Gbps CMOS Analog Front-End for Short Reach Optical Links

Cecilia Gimeno, Carlos Sánchez-Azqueta, Erick Guerrero,

Concepción Aldea, Santiago Celma Universidad de Zaragoza, Spain

#### **Thursday, September 19**

#### LED/LCD Drivers

Session Code: C4L-D Location: Room D

Date & Time Thursday, September 19

14:00 - 15:00

Chair(s): Michiel Steyaert

KULeuven Philip Mok

The Hong Kong University of Science &

Technology

#### 14:00 Integrated Buck LED Driver with Application Specific Digital Architecture

Giovanni Capodivacca, Paolo Milanesi, Andrea Scenini

Infineon Technologies Italia, Italy

# 14:20 Variable off Time Current - Mode Floating Buck Controller - a Different Approach

Vlad Anghel<sup>1</sup>, Chris Bartholomeusz<sup>1</sup>, Gheorghe Pristavu<sup>2</sup>,

Gheorghe Brezeanu<sup>2</sup>

<sup>1</sup>ON Semiconductor, United States; <sup>2</sup>Universitatea

Politehnica din Bucuresti, Romania

#### 14:40 Embedded Fully Self-Biased Switched-Capacitor for Energy and Area-Efficient Cholesteric LCD Drivers

Wen-Shen Chou<sup>4</sup>, Po-Hsien Huang<sup>4</sup>, Ming-Yan Fan<sup>4</sup>, Ke-Horng Chen<sup>4</sup>, Kuei-Ann Wen<sup>4</sup>, Zhih Han Tai<sup>1</sup>, Yi Hsuan Cheng<sup>1</sup>, Chi Chung Tsai<sup>1</sup>, Hsin-Yu Luo<sup>3</sup>, Shih-Ming Wang<sup>2</sup>, Long-Der Chen<sup>2</sup>, Cheng-Chen Yang<sup>2</sup>, Jui-Lung Chen<sup>5</sup> <sup>1</sup>Chunghwa Picture Tubes, Ltd., Taiwan; <sup>2</sup>Industrial Technology Research Institute, Taiwan; <sup>3</sup>Metal Industries Research & Development Centre, Taiwan; <sup>4</sup>National Chiao Tung University, Taiwan; <sup>5</sup>Vanguard International Semiconductor Corp., Taiwan

### **Thursday, September 19**

#### Analog III

Session Code: C5L-A Location: Room A

Date & Time Thursday, September 19

15:00 - 16:00

Chair(s): Peter Mole Intersil

Willy Sansen

KU Leuven ESAT-MICAS

15:00 A 4 a Peak Current and 2 Ns Pulse Width CMOS Laser Diode Driver for High Measurement Rate Applications

Jan Nissinen, Juha Kostamovaara

University of Oulu, Finland

15:20 High Temperature Analog Circuit Design in PD-SOI

CMOS Technology Using Reverse Body Biasing Alexander Schmidt, Holger Kappert, Rainer Kokozinski

Fraunhofer IMS, Germany

15:40 EMC Compliant LIN Transceiver

Philipp Schröter<sup>2</sup>, Magnus-Maria Hell<sup>2</sup>, Martin Frey<sup>1</sup> <sup>1</sup>IC Design consultant working for Infineon, Germany;

<sup>2</sup>Infineon Technologies AG, Germany

#### Thursday, September 19

#### Oversampled ADCs II

Session Code: C5I -B Location: Room B

Date & Time Thursday, September 19

15:00 - 16:00

Claudius Dan Chair(s):

University Politehnica Bucharest

Piero Malcovati University of Pavia

15:00 A 1-V 99-to-75dB SNDR, 256Hz-16kHz Bandwidth. 8.6-to-39µW Reconfigurable SC Sigma-Delta **Modulator for Autonomous Biomedical Applications** Serena Porrazzo<sup>1</sup>, Venkata Narasimha Manyam<sup>2</sup>, Alonso

> Morgado<sup>3</sup>, David San Segundo Bello<sup>2</sup>, Chris Van Hoof<sup>3</sup>, Arthur H.M. van Roermund<sup>1</sup>, Refet Firat Yazicioglu<sup>2</sup>,

Eugenio Cantatore1

<sup>1</sup>Eindhoven University of Technology, Netherlands; <sup>2</sup>Imec. Belgium; 3Imec & Katholieke Universiteit Leuven, Belgium

15:20 A 105-dB SNDR, 10 kSps Multi-Level Second-Order Incremental Converter with Smart-DEM Consuming 280 µW and 3.3-V Supply

Yao Liu<sup>3</sup>, Edoardo Bonizzoni<sup>2</sup>, Alessandro D'Amato<sup>1</sup>, Franco Maloberti<sup>2</sup>

<sup>1</sup>Texas Instruments, Italy; <sup>2</sup>Università degli studi di Pavia, Italy: 3University of Pavia, Italy

15:40 A 0.1-mm<sup>2</sup> 3-Channel Area-Optimized Sigma-Delta ADC in 0.16-µm CMOS with 20-kHz BW and 86-dB DR

Fabio Sebastiano<sup>2</sup>. Robert van Veldhoven<sup>1</sup> <sup>1</sup>NXP Semiconductore. Netherlands: <sup>2</sup>NXP

Semiconductors. Netherlands

#### **Thursday, September 19**

#### Wake-up Receivers

Session Code: C5L-C Location: Room C

Date & Time Thursday, September 19

15:00 - 16:00

Chair(s): Frank Op't Eynde

Audax Technologies

Jan Craninckx

**IMEC** 

15:00 A 35 pJ/Pulse Injection-Locking Based UWB

Transmitter for Wirelessly-Powered RFID Tags

Jia Mao, Zhuo Zou, Lirong Zheng

KTH Royal Institute of Technology, Sweden

15:20 60-GHz, 9-μW Wake-Up Receiver for Short-Range

**Wireless Communications** 

Toshiki Wada, Masayuki Ikebe, Eiichi Sano

Hokkaido University, Japan

15:40 A 3-µW 868-MHz Wake-Up Receiver with -83 dBm Sensitivity and Scalable Data Rate

Heinrich Milosiu, Frank Oehler, Markus Eppel, Dieter

Frühsorger, Stephan Lensing, Gralf Popken, Thomas

**Thönes** 

Fraunhofer IIS, Germany

#### **Thursday, September 19**

#### Voltage Regulators and Energy Harvesting

Session Code: C5L-D Location: Room D

Date & Time Thursday, September 19

15:00 - 16:00

Chair(s): Marc Pastre

**EPFL** 

Patrick Reynaert KULeuven

15:00 EMI Resisting Voltage Regulator with Large Signal

PSR Up to 1 GHz

Fridolin Michel, Michiel Steyaert

Katholieke Universiteit Leuven, Belgium

15:20 A 1mV Voltage Ripple 0.97mm² Fully Integrated Low-Power Hybrid Buck Converter

Stefan Dietrich<sup>1</sup>, Lei Liao<sup>1</sup>, Frank Vanselow<sup>2</sup>, Ralf

Wunderlich<sup>1</sup>, Stefan Heinen<sup>1</sup>

<sup>1</sup>Rheinisch-Westfälische Technische Hochschule Aachen.

Germany; <sup>2</sup>Texas Instruments Deutschland GmbH,

Germany

15:40 An Autonomous Piezoelectric Energy Harvesting IC Based on a Synchronous Multi-Shots Technique

Pierre Gasnier<sup>2</sup>, Jérome Willemin<sup>1</sup>, Sébastien Boisseau<sup>1</sup>, Ghislain Despesse<sup>1</sup>, Cyril Condemine<sup>1</sup>, Guillaume

Gouvernet2, Jean-Jacques Chaillout1

<sup>1</sup>CEA-LETI, France; <sup>2</sup>GEONAUTE Research, France

#### **Thursday, September 19**

#### VCOs and Dividers

Session Code: C6L-A Location: Room A

Date & Time Thursday, September 19

16:20 - 17:20

Chair(s): Andrea Bevilacqua

Univ. Padova Alexandre Siligaris

CEA

16:20 A 13.2% Locking-Range Divide-by-6, 3.1mW, ILFD Using Even-Harmonic-Enhanced Direct Injection

**Technique for Millimeter-Wave PLLs** 

Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi

Okada, Akira Matsuzawa

Tokyo Institute of Technology, Japan

16:40 A High-Swing Complementary Class-C VCO

Luca Fanori, Pietro Andreani Lund University, Sweden

17:00 A 0.54 THz Signal Generator in 40 nm Bulk CMOS with

22 GHz Tuning Range

Wouter Steyaert, Patrick Reynaert Katholieke Universiteit Leuven, Belgium

#### **Thursday, September 19**

#### Circuits and Systems in Emerging Technologies

Session Code: C6L-B Location: Room B

Date & Time Thursday, September 19

16:20 - 17:40

Chair(s): Eugenio Cantatore

TU Eindhoven Thierry Taris

**IMS** 

# 16:20 Circuit Optimization of 4T, 6T, 8T, 10T SRAM Bitcells in 28nm UTBB FD-SOI Technology Using Back-Gate Bias Control

Vivek Asthana, Malathi Kar, Jean Jimenez, Jean-Philippe

Noel, Sebastien Haendler, Philippe Galy

STMicroelectronics, France

#### 16:40 Performance Impact of Through-Silicon Vias (TSVs) in Three-Dimensional Technology Measured by SRAM Ring Oscillators

Jente B. Kuang<sup>1</sup>, Keith Jenkins<sup>2</sup>, K. Stawiasz<sup>2</sup>, J. Schaub<sup>1</sup>

<sup>1</sup>IBM Austin Research Lab, United States; <sup>2</sup>IBM Thomas J.

Watson Research Center, United States

#### 17:00 Design of an Organic Electronic Label on a Flexible Substrate for Temperature Sensing

Ramkumar Ganesan², Jürgen Krumm¹, Sebastian Pankalla², Klaus Ludwig¹, Manfred Glesner² ¹PolyIC GmbH & Co KG, Germany; ²Technische Universität Darmstadt, Germany

# 17:20 High Temperature-Low Temperature Coefficient Analog Voltage Reference Integrated Circuit Implemented with SiC MESFETs

Viorel Banu, Philippe Godignon, Mihaela Alexandru, Miquel Vellvehi, Xavier Jordà, José Millán CNM-IMB CSIC, Spain

# ESSCIRC Author Index

A	burger, momas	.50
Abouzeid, Fady59	C	
Ahmadi Mehr, Seyed Amir Reza 61		
Akazawa, Toshinobu64	Callemeyn, Piet	
Akyel, Kaya Can59	Candes, Emmanuel	
Alacoque, Laurent53	Cantatore, Eugenio	
Aldea, Concepción70	Capodivacca, Giovanni	
Alexandru, Mihaela77	Cartasegna, Davide	
Anderson, Martin69	Caruso, Michele	
Andersson, Mattias69	Castello, Rinaldo	
Andersson, Oskar59	Castro, Leonardo	
Andreani, Pietro 69, 76	Cauwenberghs, Gert	
Anghel, Vlad71	Celma, Santiago	
Aquino, Christopher54	Chae, Joo-Hyung	
Arnould, Jean-Daniel58	Chaillout, Jean-Jacques	
Asthana, Vivek77	Chandrakasan, Anantha	
Avniel, Yehuda51	Chang, Albert	
	Chang, Chih-Hsiang	
В	Chao, Y.	
	Cheng, Nai-Chen	
Bachmann, Christian64	Cheng, Yi Hsuan57,	
Backhausen, Ulrich59	Chen, Jui-Lung57,	
Bahr, Bichoy63	Chen, Ke-Horng57,	
Balsara, Poras57	Chen, Long-Der57,	
Balteanu, Andreea50	Chen, Zhou	
Baltus, Peter50	Chevalier, Pascal	
Bandyopadhyay, Saurav56	Chi, Baoyong	
Banu, Viorel77	Chi, Yu	
Bartenschlager, Rainer59	Chou, Wen-Shen	
Bartholomeusz, Chris71	Christen, Thomas	
Baschirotto, Andrea57	Ciampolini, Lorenzo	
Bassi, Matteo52	Clerc, Sylvain	
Becker, Rolf54	Codega, Nicola	
Becker, Stephen49	Compagnon, Olivier	
Beigne, Edith53	Condemine, Cyril60,	
Benchehida, Karim53	Conso, Fabrizio	
Benetti, Michele66	Crespi, Lorenzo	.57
Bevilacqua, Andrea52	<b>D</b>	
Bienfait, Audrey59	D	
Billè, Giuseppina54	Dalla Betta, Gian-Franco	66
Bodnar, Rares57	D'Amato, Alessandro	
Boisseau, Sébastien75	Deferm, Noël	
Boning, Duane55	de Graauw, Anton	
Bonizzoni, Edoardo73	Dehaene, Wim59,	
Borna, Ashkan58	Deng, Wei	
Bouquet, Sylvain60	De Smedt, Valentijn	
Brezeanu, Gheorghe71	Despesse, Ghislain	
Brockherde, Werner66	Dietrich, Stefan	
Bruccoleri, Melchiorre55	Do, Anh Tuan	
Burg, Andreas59	Doris, Kostas	
	טווס, מטכנמס	. ၁၁

# ESSCIRC AUTHOR INDEX

Durini, Daniel66	Haendler, Sebastien	.77
-	Harney, Austin	
E	Ha, Sohmyung	
Elbs, Johannes59	Hegt, Hans	
Engels, Sylvain53	Heinen, Stefan	
Enz, Christian 61, 63	Heinzle, Simon	
Eppel, Markus74	Hell, Magnus-Maria	
	Herfurth, Kirk	
F	Hirose, Tetsuya	
= 11: 3/	Holma, Jouni	
Fan, Ming-Yan 71	Hong, Gi-Moon	
Fanori, Luca76	Hosticka, Bedrich J	
Fateh, Schekeb56	Hsu, Chun-Wei	
Fitzgibbon, Brian61	Huang, Fiona	
Flynn, Michael55	Huang, Po-Hsien	
Foulon, Samuel50	Huang, Qiuting	
Fournier, Jean-Michel58	Hull, Chris	.58
Frey, Martin72	1	
Frühsorger, Dieter	•	
Fuchikami, Takaaki56	Ikebe, Masayuki	. 74
Fuin, Didier53	Izumi, Shintaro	.56
Fujimori, Yoshikazu56		
G	J	
	Janssen, Erwin	55
Galy, Philippe77	Jefremow, Mihail	
Ganesan, Ramkumar77	Jenkins, Keith	
Ganzerli, Marcello55	Jeon, Sanghun	
Gao, Peng69	Jiang, Junfeng	
Gasnier, Pierre75	Jiang, Weiwei	
Gasparini, Leonardo66	Jimenez, Jean	
Gemmeke, Tobias64	Jordà, Xavier	
Gielen, Georges68, 69	Jouanet, Laurent	
Gimeno, Cecilia70	Jung, Dong-Hoon	
Giry, Alexandre58	Jung, Melanie	
Glesner, Manfred77	Jung, Seong-Ook	
Godignon, Philippe77		
Gottardi, Massimo66	K	
Gouvernet, Guillaume75		
Grassi, Marco54	Kaeslin, Hubert	
Greisen, Pierre53	Kappert, Holger	
Grzyb, Janusz50	Kar, Malathi	
Guerrero, Erick70	Kawaguchi, Hiroshi	
Gulak, P.Glenn56	Keaveney, Mike	
Guo, Yang54	Kennedy, Michael Peter	
Gürkaynak, Frank53	Kern, Thomas	
Gu, Xiaochen58	Kim, Bernie	
	Kim, Mino	
н	Kim, Suhwan	
Habakattá Ernat	Kim, Tony Tae-Hyoung	
Habekotté, Ernst50	Kimura, Hiromitsu	.56

# ESSCIRC AUTHOR INDEX

Kinat, Wilko60	Mattausch, Hans Juergen	64
Kinget, Peter55, 67	Matters-Kammerer, Marion.	50
Kobayashi, Hiroyuki52	Mattisson, Sven	69
Kokozinski, Rainer72	Mazzanti, Andrea	55
Konijnenburg, Mario64	Megretski, Alexandre	
Konishi, Toshihiro56	Meinerzhagen, Pascal	59
Kostamovaara, Juha 66, 72	Mercier, Patrick	56
Kousai, Shouhei52	Michel, Fridolin	75
Krumm, Jürgen77	Milanesi, Paolo	
Kuang, Jente B77	Millán, José	
Kumar, Vinod51	Milosiu, Heinrich	74
Kuppambatti, Jayanth 55, 67	Milovanovic, Vladimir	54
Kuroki, Nobutaka68	Miro-Panades, Ivan	
•	Miyashita, Daisuke	
L	Mohammadi, Babak	
	Morgado, Alonso	
Länsman, Antti-Kalle66	Motz, Mario	
Lee, Hae-Seung55	Muenker, Christian	
Lee, Sungsik63	Muijs, Eric	
Lee, Yu52	Murmann, Boris 54,	
Lensing, Stephan 74	Murroni, Alessandro	
Lesecq, Suzanne53	Musa, Ahmed	
Leung, H58	Wasa, Ammed	10
Liao, Lei75	N	
Li, Jiancheng58	••	
Lingamneni, Avinash63	Nakajima, Hiroshi	56
Lin, Yu55	Nakano, Masanao	56
Liscidini, Antonio65	Nam, Byeong-Gyu	64
Li, Songting58	Nathan, Arokia	63
Liu, Yao73	Nauta, Bram	54
Li, Yan51	Nejdel, Anders	65
Li, Zhipeng51	Neves Rodrigues, Joachim	59
Loyez, Christophe50	Neviani, Andrea	52
Lu, Chuang50	Ng, Alan Wing Lun	58
Ludwig, Klaus77	Niki, Yusuke	52
Luo, Hsin-Yu57, 71	Niknejad, Ali	
Luong, Howard58	Nikolic, Borivoje	65
Lysaght, Andrew56	Nissinen, Ilkka	66
	Nissinen, Jan	66, 72
M	Nitta, Christian	66
	Noel, Jean-Philippe	77
Ma, Haifeng54	NoII, Tobias	64
Mahmoudi, Reza50	Nowick, Steven	
Makinwa, Kofi A.A60	Numa, Masahiro	
Malcovati, Piero54, 57		
Maloberti, Franco73	0	
Manohar, Sujan57		_
Manyam, Venkata Narasimha73	Oehler, Frank	
Mao, Jia74	öjefors, Erik	
Marathe, Radhika63	Okada, Kenichi	
Marumoto, Kyoji56	Osorio, Juan	70
Matsuzawa, Akira76		

# ESSCIRC AUTHOR INDEX

r	3	
Pache, Denis50	Sánchez-Azqueta, Carlos	70
Palem, Krishna V63	Sano, Eiichi	74
Pancheri, Lucio66	San Segundo Bello, David	73
Panina, Ekaterina66	Sanzogni, Davide	55
Pankalla, Sebastian77	Sasaki, Seiryu	64
Paparisto, Edvin59	Scenini, Andrea	71
Park, Jihwan68	Schaffner, Michael	53
Park, Jongkil56	Schaub, J	77
Park, Junyoung64	Schmidt, Alexander	72
Peng, Ruei-Hong57	Schönle, Philipp	56
Pernillo, Jorge55	Schröter, Philipp	72
Petenyi, Sandor54	Schulthess, Felix	56
Pfeiffer, Ullrich R50	Schwope, Stefan	66
Piguet, Christian63	Sebastiano, Fabio	73
Popken, Gralf74	Serdijn, Wouter	65
Porrazzo, Serena73	Shahmohammadi, Mina	60
Pozzoni, Massimo55	Shanan, Hyman	61
Pristavu, Gheorghe71	Shiga, Toshikazu	56
Privitera, Salvo54	Shin, Woo-Yeol	68
Pruvost, Sébastien50	Shopov, Stefan	50
Puschini, Diego53	Silva, Paulo	65
	Siriburanon, Teerachot	76
Q	Sjöland, Henrik	65
Qi, Nan58	Smilansky, Zeev	66
QI, Naii56	Smolic, Aljoscha	53
R	Song, Zheng	58
•	Souri, Kamran	60
Radice, Francesco55	Souri, Kianoush	60
Rapinoja, Tapio61	Spelgatti, Giorgio	55
Redman-White, William57	Spickermann, Andreas	66
Regis, Guillaume60	Stadius, Kari	61
Renardy, Roland59	Stankovic, Konstantina	56
Rescio, Gabriele54	Staszewski, Robert Bogdan	61
Reynaert, Patrick 70, 76	Statnikov, Konstantin	50
Ribellino, Calogero54	Stawiasz, K	
Rizvi, Mohd51	Steyaert, Michiel57, 70	), 75
Rizzo, Alessandro54	Steyaert, Wouter	
Robinet, Antoine60	Stoica, Dan	60
Robinet, Stephanie60	Stojanovic, Vladimir	51
Roche, Philippe59	Stoppa, David	66
Roehr, Thomas59	Sundström, Lars	69
Rogers, John56	Süss, Andreas	66
Rolland, Nathalie50	_	
Roll, Christoph59	T	
Rooseleer, Bram59	Tain, Benoit	52
Rousseau, Benoit59	Tai, Zhih Han5	
Ruffieux, David61	Tant, Gauthier5	
Ryu, Kyungho51	,	
Pwnänen lussi 61	Thabet, Farat	၁3

# ESSCIRC Author Index

Thierold, Stefanie       59         Thirunarayanan,       61         Raghavasimhan       61         Thönes, Thomas       74         Thonnart, Yvain       53         Tohidian, Massoud       61         Törmänen, Markus       65         Tripathi, Vaibhav       55         Tsai, Chi Chung       57, 71         Tsai, Tsu-Wei       57         Tsividis, Yannis       53         Tsubaki, Keishi       68         Tytgat, Maarten       70	Weigel, Robert       69         Weinstein, Dana       63         Weng, Jun-Hong       52         Wen, Kuei-Ann       71         Willemin, Jerome       60         Willemin, Jérome       75         Wilson, Robin       53         Woo, Jong-Kwan       68         Wu, Charles       65         Wu, Jianfei       58         Wunderlich, Ralf       75
U	Xie, Jun58 Xing, Nan68
Ulrich, Roger56	Xing, Xinpeng69
V	Xu, Yang58
van der Weide, Gerard	Yamashita, Ken
Voinigescu, Sorin P	Zheng, Lirong
W	Zhuang, Zhaowen
Wada, Toshiki       74         Wang, Hongyi       58         Wang, Hua       58         Wang, Shih-Ming       57, 71         Wang, Wentao       63         Wang, Yanjie       58         Wang, Zhihua       58	200, 21100